Home
last modified time | relevance | path

Searched refs:mux_pll_p (Results 1 - 25 of 25) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3188.c196 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
214 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
216 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
218 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
220 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
225 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
227 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
229 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
231 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3399.c109 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
219 [lpll] = PLL(pll_rk3399, PLL_APLLL, "lpll", mux_pll_p, 0, RK3399_PLL_CON(0),
221 [bpll] = PLL(pll_rk3399, PLL_APLLB, "bpll", mux_pll_p, 0, RK3399_PLL_CON(8),
223 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RK3399_PLL_CON(16),
225 [cpll] = PLL(pll_rk3399, PLL_CPLL, "cpll", mux_pll_p, 0, RK3399_PLL_CON(24),
227 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RK3399_PLL_CON(32),
229 [npll] = PLL(pll_rk3399, PLL_NPLL, "npll", mux_pll_p, 0, RK3399_PLL_CON(40),
231 [vpll] = PLL(pll_rk3399, PLL_VPLL, "vpll", mux_pll_p, 0, RK3399_PLL_CON(48),
236 [ppll] = PLL(pll_rk3399, PLL_PPLL, "ppll", mux_pll_p, 0, RK3399_PMU_PLL_CON(0),
442 COMPOSITE(SCLK_USB3OTG0_SUSPEND, "clk_usb3otg0_suspend", mux_pll_p,
[all...]
H A Dclk-rk3368.c90 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
130 [apllb] = PLL(pll_rk3066, PLL_APLLB, "apllb", mux_pll_p, 0, RK3368_PLL_CON(0),
132 [aplll] = PLL(pll_rk3066, PLL_APLLL, "aplll", mux_pll_p, 0, RK3368_PLL_CON(4),
134 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3368_PLL_CON(8),
136 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3368_PLL_CON(12),
138 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3368_PLL_CON(16),
140 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3368_PLL_CON(20),
H A Dclk-rk3128.c129 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; variable
158 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
160 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
162 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
164 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3228.c131 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; variable
168 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
170 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(3),
172 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(6),
174 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
H A Dclk-rk3036.c114 PNAME(mux_pll_p) = { "xin24m", "xin24m" }; variable
135 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
137 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
139 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3288.c191 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
225 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK3288_PLL_CON(0),
227 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3288_PLL_CON(4),
229 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3288_PLL_CON(8),
231 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
233 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3288_PLL_CON(16),
H A Dclk-rk3328.c142 PNAME(mux_pll_p) = { "xin24m" }; variable
214 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
217 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
220 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
223 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
226 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
H A Dclk-px30.c136 PNAME(mux_pll_p) = { "xin24m"}; variable
184 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
187 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
190 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
193 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
199 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p, 0, PX30_PMU_PLL_CON(0),
H A Dclk-rv1108.c118 PNAME(mux_pll_p) = { "xin24m", "xin24m"}; variable
153 [apll] = PLL(pll_rk3399, PLL_APLL, "apll", mux_pll_p, 0, RV1108_PLL_CON(0),
155 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RV1108_PLL_CON(8),
157 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),
H A Dclk-rk3308.c121 PNAME(mux_pll_p) = { "xin24m" }; variable
179 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
182 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
185 [vpll0] = PLL(pll_rk3328, PLL_VPLL0, "vpll0", mux_pll_p,
188 [vpll1] = PLL(pll_rk3328, PLL_VPLL1, "vpll1", mux_pll_p,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3188.c198 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
216 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
218 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
220 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
222 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
227 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
229 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
231 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
233 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3399.c109 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
219 [lpll] = PLL(pll_rk3399, PLL_APLLL, "lpll", mux_pll_p, 0, RK3399_PLL_CON(0),
221 [bpll] = PLL(pll_rk3399, PLL_APLLB, "bpll", mux_pll_p, 0, RK3399_PLL_CON(8),
223 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RK3399_PLL_CON(16),
225 [cpll] = PLL(pll_rk3399, PLL_CPLL, "cpll", mux_pll_p, 0, RK3399_PLL_CON(24),
227 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RK3399_PLL_CON(32),
229 [npll] = PLL(pll_rk3399, PLL_NPLL, "npll", mux_pll_p, 0, RK3399_PLL_CON(40),
231 [vpll] = PLL(pll_rk3399, PLL_VPLL, "vpll", mux_pll_p, 0, RK3399_PLL_CON(48),
236 [ppll] = PLL(pll_rk3399, PLL_PPLL, "ppll", mux_pll_p, 0, RK3399_PMU_PLL_CON(0),
444 COMPOSITE(SCLK_USB3OTG0_SUSPEND, "clk_usb3otg0_suspend", mux_pll_p,
[all...]
H A Dclk-rk3368.c90 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
130 [apllb] = PLL(pll_rk3066, PLL_APLLB, "apllb", mux_pll_p, 0, RK3368_PLL_CON(0),
132 [aplll] = PLL(pll_rk3066, PLL_APLLL, "aplll", mux_pll_p, 0, RK3368_PLL_CON(4),
134 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3368_PLL_CON(8),
136 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3368_PLL_CON(12),
138 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3368_PLL_CON(16),
140 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3368_PLL_CON(20),
H A Dclk-rk3228.c132 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; variable
169 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
171 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(3),
173 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(6),
175 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
H A Dclk-rk3128.c130 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; variable
159 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
161 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
163 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
165 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3036.c115 PNAME(mux_pll_p) = { "xin24m", "xin24m" }; variable
137 [apll] = PLL(pll_rk3036, PLL_APLL, "apll", mux_pll_p, 0, RK2928_PLL_CON(0),
139 [dpll] = PLL(pll_rk3036, PLL_DPLL, "dpll", mux_pll_p, 0, RK2928_PLL_CON(4),
141 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
H A Dclk-rk3288.c192 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
226 [apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK3288_PLL_CON(0),
228 [dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3288_PLL_CON(4),
230 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3288_PLL_CON(8),
232 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
234 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3288_PLL_CON(16),
H A Dclk-rk3328.c143 PNAME(mux_pll_p) = { "xin24m" }; variable
215 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
218 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
221 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
224 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
227 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
H A Dclk-rv1126.c145 PNAME(mux_pll_p) = { "xin24m" }; variable
191 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
197 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
200 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
203 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
206 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
H A Dclk-px30.c137 PNAME(mux_pll_p) = { "xin24m"}; variable
185 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
188 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
191 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
194 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
200 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p, 0, PX30_PMU_PLL_CON(0),
H A Dclk-rk3568.c213 PNAME(mux_pll_p) = { "xin24m" }; variable
314 [ppll] = PLL(pll_rk3328, PLL_PPLL, "ppll", mux_pll_p,
317 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
323 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
326 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
329 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
332 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
335 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
338 [vpll] = PLL(pll_rk3328, PLL_VPLL, "vpll", mux_pll_p,
H A Dclk-rv1108.c119 PNAME(mux_pll_p) = { "xin24m", "xin24m"}; variable
154 [apll] = PLL(pll_rk3399, PLL_APLL, "apll", mux_pll_p, 0, RV1108_PLL_CON(0),
156 [dpll] = PLL(pll_rk3399, PLL_DPLL, "dpll", mux_pll_p, 0, RV1108_PLL_CON(8),
158 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),
H A Dclk-rk3588.c444 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; variable
668 [b0pll] = PLL(pll_rk3588_core, PLL_B0PLL, "b0pll", mux_pll_p,
671 [b1pll] = PLL(pll_rk3588_core, PLL_B1PLL, "b1pll", mux_pll_p,
674 [lpll] = PLL(pll_rk3588_core, PLL_LPLL, "lpll", mux_pll_p,
677 [v0pll] = PLL(pll_rk3588, PLL_V0PLL, "v0pll", mux_pll_p,
680 [aupll] = PLL(pll_rk3588, PLL_AUPLL, "aupll", mux_pll_p,
683 [cpll] = PLL(pll_rk3588, PLL_CPLL, "cpll", mux_pll_p,
686 [gpll] = PLL(pll_rk3588, PLL_GPLL, "gpll", mux_pll_p,
689 [npll] = PLL(pll_rk3588, PLL_NPLL, "npll", mux_pll_p,
692 [ppll] = PLL(pll_rk3588_core, PLL_PPLL, "ppll", mux_pll_p,
[all...]
H A Dclk-rk3308.c122 PNAME(mux_pll_p) = { "xin24m" }; variable
180 [apll] = PLL(pll_rk3328, PLL_APLL, "apll", mux_pll_p,
183 [dpll] = PLL(pll_rk3328, PLL_DPLL, "dpll", mux_pll_p,
186 [vpll0] = PLL(pll_rk3328, PLL_VPLL0, "vpll0", mux_pll_p,
189 [vpll1] = PLL(pll_rk3328, PLL_VPLL1, "vpll1", mux_pll_p,

Completed in 29 milliseconds