Home
last modified time | relevance | path

Searched refs:DISP_CC_MDSS_RSCC_BCR (Results 1 - 25 of 30) sorted by relevance

12

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dqcom,sm6375-dispcc.h37 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sdm845.h51 #define DISP_CC_MDSS_RSCC_BCR 0 macro
H A Dqcom,dispcc-sm8150.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8350.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8250.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sc8280xp.h94 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,sm8550-dispcc.h95 #define DISP_CC_MDSS_RSCC_BCR 2 macro
H A Dqcom,sm8450-dispcc.h97 #define DISP_CC_MDSS_RSCC_BCR 2 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dqcom,sm6375-dispcc.h37 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8150.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8350.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8250.h71 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sdm845.h51 #define DISP_CC_MDSS_RSCC_BCR 0 macro
H A Dqcom,dispcc-sc8280xp.h94 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,sm8450-dispcc.h97 #define DISP_CC_MDSS_RSCC_BCR 2 macro
H A Dqcom,sm8550-dispcc.h95 #define DISP_CC_MDSS_RSCC_BCR 2 macro
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dqcom,dispcc-sdm845.h51 #define DISP_CC_MDSS_RSCC_BCR 0 macro
H A Dqcom,dispcc-sm8150.h61 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8250.h61 #define DISP_CC_MDSS_RSCC_BCR 1 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dqcom,dispcc-sm8150.h61 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sm8250.h61 #define DISP_CC_MDSS_RSCC_BCR 1 macro
H A Dqcom,dispcc-sdm845.h51 #define DISP_CC_MDSS_RSCC_BCR 0 macro
/kernel/linux/linux-6.6/drivers/clk/qcom/
H A Ddispcc-sm6375.c545 [DISP_CC_MDSS_RSCC_BCR] = { 0x2000 },
H A Ddispcc-sdm845.c818 [DISP_CC_MDSS_RSCC_BCR] = { 0x5000 },
/kernel/linux/linux-5.10/drivers/clk/qcom/
H A Ddispcc-sdm845.c825 [DISP_CC_MDSS_RSCC_BCR] = { 0x5000 },

Completed in 9 milliseconds

12