Home
last modified time | relevance | path

Searched refs:val (Results 2801 - 2825 of 26337) sorted by relevance

1...<<111112113114115116117118119120>>...1054

/kernel/linux/linux-5.10/drivers/soc/ixp4xx/
H A Dixp4xx-npe.c135 u32 reg, val; member
188 u32 val = npe_cmd_read(npe, reg, CMD_RD_ECS_REG); in npe_clear_active() local
189 npe_cmd_write(npe, reg, CMD_WR_ECS_REG, val & ~ECS_REG_0_ACTIVE); in npe_clear_active()
253 u8 val, u32 ctx) in npe_logical_reg_write8()
258 (val & 0x1F) << 4 | /* lower 5 bits to immediate data */ in npe_logical_reg_write8()
259 (val & ~0x1F) << (18 - 5);/* higher 3 bits to CoProc instr. */ in npe_logical_reg_write8()
264 u16 val, u32 ctx) in npe_logical_reg_write16()
269 (val & 0x1F) << 4 | /* lower 5 bits to immediate data */ in npe_logical_reg_write16()
270 (val & ~0x1F) << (18 - 5);/* higher 11 bits to CoProc instr. */ in npe_logical_reg_write16()
275 u32 val, u3 in npe_logical_reg_write32()
252 npe_logical_reg_write8(struct npe *npe, u32 addr, u8 val, u32 ctx) npe_logical_reg_write8() argument
263 npe_logical_reg_write16(struct npe *npe, u32 addr, u16 val, u32 ctx) npe_logical_reg_write16() argument
274 npe_logical_reg_write32(struct npe *npe, u32 addr, u32 val, u32 ctx) npe_logical_reg_write32() argument
285 u32 val, ctl, exec_count, ctx_reg2; npe_reset() local
[all...]
/kernel/linux/linux-5.10/sound/pci/hda/
H A Dhda_eld.c125 unsigned int val; in hdmi_get_eld_data() local
127 val = snd_hda_codec_read(codec, nid, 0, in hdmi_get_eld_data()
130 codec_info(codec, "HDMI: ELD data byte %d: 0x%x\n", byte_index, val); in hdmi_get_eld_data()
132 return val; in hdmi_get_eld_data()
149 int val; in hdmi_update_short_audio_desc() local
151 val = GRAB_BITS(buf, 1, 0, 7); in hdmi_update_short_audio_desc()
154 if (val & (1 << i)) in hdmi_update_short_audio_desc()
170 val = GRAB_BITS(buf, 2, 0, 3); in hdmi_update_short_audio_desc()
172 if (val & (1 << i)) in hdmi_update_short_audio_desc()
319 unsigned int val in snd_hdmi_get_eld() local
497 long long val; snd_hdmi_write_eld_info() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/pll/
H A Ddsi_pll_28nm.c95 u32 val; in pll_28nm_poll_for_ready() local
98 val = pll_read(pll_28nm->mmio + REG_DSI_28nm_PHY_PLL_STATUS); in pll_28nm_poll_for_ready()
99 pll_locked = !!(val & DSI_28nm_PHY_PLL_STATUS_PLL_RDY); in pll_28nm_poll_for_ready()
320 u32 val; in dsi_pll_28nm_enable_seq_hpm() local
331 val = DSI_28nm_PHY_PLL_GLB_CFG_PLL_PWRDN_B; in dsi_pll_28nm_enable_seq_hpm()
332 pll_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 1); in dsi_pll_28nm_enable_seq_hpm()
334 val |= DSI_28nm_PHY_PLL_GLB_CFG_PLL_PWRGEN_PWRDN_B; in dsi_pll_28nm_enable_seq_hpm()
335 pll_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 200); in dsi_pll_28nm_enable_seq_hpm()
337 val |= DSI_28nm_PHY_PLL_GLB_CFG_PLL_LDO_PWRDN_B; in dsi_pll_28nm_enable_seq_hpm()
338 pll_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 50 in dsi_pll_28nm_enable_seq_hpm()
395 u32 val; dsi_pll_28nm_enable_seq_lp() local
[all...]
/kernel/linux/linux-5.10/drivers/staging/iio/cdc/
H A Dad7746.c366 int val) in ad7746_store_cap_filter_rate_setup()
371 if (val >= ad7746_cap_filter_rate_table[i][0]) in ad7746_store_cap_filter_rate_setup()
384 int val) in ad7746_store_vt_filter_rate_setup()
389 if (val >= ad7746_vt_filter_rate_table[i][0]) in ad7746_store_vt_filter_rate_setup()
422 int val, in ad7746_write_raw()
433 if (val != 1) { in ad7746_write_raw()
438 val = (val2 * 1024) / 15625; in ad7746_write_raw()
452 ret = i2c_smbus_write_word_swapped(chip->client, reg, val); in ad7746_write_raw()
459 if (val < 0 || val > in ad7746_write_raw()
365 ad7746_store_cap_filter_rate_setup(struct ad7746_chip_info *chip, int val) ad7746_store_cap_filter_rate_setup() argument
383 ad7746_store_vt_filter_rate_setup(struct ad7746_chip_info *chip, int val) ad7746_store_vt_filter_rate_setup() argument
420 ad7746_write_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int val, int val2, long mask) ad7746_write_raw() argument
528 ad7746_read_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int *val, int *val2, long mask) ad7746_read_raw() argument
[all...]
/kernel/linux/linux-6.6/drivers/misc/cardreader/
H A Drts5228.c21 u8 val; in rts5228_get_ic_version() local
23 rtsx_pci_read_register(pcr, DUMMY_REG_RESET_0, &val); in rts5228_get_ic_version()
24 return val & IC_VERSION_MASK; in rts5228_get_ic_version()
232 u16 val = 0; in rts5228_switch_output_voltage() local
239 rtsx_pci_read_phy_register(pcr, PHY_TUNE, &val); in rts5228_switch_output_voltage()
240 val |= PHY_TUNE_SDBUS_33; in rts5228_switch_output_voltage()
241 err = rtsx_pci_write_phy_register(pcr, PHY_TUNE, val); in rts5228_switch_output_voltage()
251 rtsx_pci_read_phy_register(pcr, PHY_TUNE, &val); in rts5228_switch_output_voltage()
252 val &= ~PHY_TUNE_SDBUS_33; in rts5228_switch_output_voltage()
253 err = rtsx_pci_write_phy_register(pcr, PHY_TUNE, val); in rts5228_switch_output_voltage()
290 u8 val = 0; rts5228_enable_ocp() local
329 u8 mask, val; rts5228_init_ocp() local
359 u8 val = 0; rts5228_clear_ocpstat() local
468 u8 mask, val; rts5228_enable_aspm() local
484 u8 mask, val; rts5228_disable_aspm() local
511 u8 val = 0; rts5228_set_l1off_cfg_sub_d0() local
[all...]
/kernel/linux/linux-6.6/drivers/thunderbolt/
H A Ddma_test.c359 static int __fops ## _show(void *data, u64 *val) \
368 __get(dt, val); \
372 static int __fops ## _store(void *data, u64 val) \
378 ret = __validate(val); \
384 __set(dt, val); \
391 static void lanes_get(const struct dma_test *dt, u64 *val) in lanes_get() argument
393 *val = dt->link_width; in lanes_get()
396 static int lanes_validate(u64 val) in lanes_validate() argument
398 return val > 2 ? -EINVAL : 0; in lanes_validate()
401 static void lanes_set(struct dma_test *dt, u64 val) in lanes_set() argument
407 speed_get(const struct dma_test *dt, u64 *val) speed_get() argument
412 speed_validate(u64 val) speed_validate() argument
425 speed_set(struct dma_test *dt, u64 val) speed_set() argument
431 packets_to_receive_get(const struct dma_test *dt, u64 *val) packets_to_receive_get() argument
436 packets_to_receive_validate(u64 val) packets_to_receive_validate() argument
441 packets_to_receive_set(struct dma_test *dt, u64 val) packets_to_receive_set() argument
448 packets_to_send_get(const struct dma_test *dt, u64 *val) packets_to_send_get() argument
453 packets_to_send_validate(u64 val) packets_to_send_validate() argument
458 packets_to_send_set(struct dma_test *dt, u64 val) packets_to_send_set() argument
511 test_store(void *data, u64 val) test_store() argument
[all...]
/kernel/linux/linux-6.6/drivers/iio/cdc/
H A Dad7746.c411 int val) in ad7746_store_cap_filter_rate_setup()
416 if (val >= ad7746_cap_filter_rate_table[i][0]) in ad7746_store_cap_filter_rate_setup()
429 int val) in ad7746_store_vt_filter_rate_setup()
434 if (val >= ad7746_vt_filter_rate_table[i][0]) in ad7746_store_vt_filter_rate_setup()
461 int val, in ad7746_write_raw()
470 if (val != 1) in ad7746_write_raw()
473 val = (val2 * 1024) / 15625; in ad7746_write_raw()
487 ret = i2c_smbus_write_word_swapped(chip->client, reg, val); in ad7746_write_raw()
494 if (val < 0 || val > in ad7746_write_raw()
410 ad7746_store_cap_filter_rate_setup(struct ad7746_chip_info *chip, int val) ad7746_store_cap_filter_rate_setup() argument
428 ad7746_store_vt_filter_rate_setup(struct ad7746_chip_info *chip, int val) ad7746_store_vt_filter_rate_setup() argument
459 ad7746_write_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int val, int val2, long mask) ad7746_write_raw() argument
580 ad7746_read_channel(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int *val) ad7746_read_channel() argument
617 ad7746_read_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int *val, int *val2, long mask) ad7746_read_raw() argument
[all...]
/kernel/linux/linux-6.6/drivers/iommu/intel/
H A Dpasid.c216 if (cmpxchg64(&dir[dir_index].val, 0ULL, in intel_pasid_get_entry()
223 clflush_cache_range(&dir[dir_index].val, sizeof(*dir)); in intel_pasid_get_entry()
235 WRITE_ONCE(pe->val[0], 0); in pasid_clear_entry()
236 WRITE_ONCE(pe->val[1], 0); in pasid_clear_entry()
237 WRITE_ONCE(pe->val[2], 0); in pasid_clear_entry()
238 WRITE_ONCE(pe->val[3], 0); in pasid_clear_entry()
239 WRITE_ONCE(pe->val[4], 0); in pasid_clear_entry()
240 WRITE_ONCE(pe->val[5], 0); in pasid_clear_entry()
241 WRITE_ONCE(pe->val[6], 0); in pasid_clear_entry()
242 WRITE_ONCE(pe->val[ in pasid_clear_entry()
[all...]
/kernel/linux/linux-6.6/sound/pci/hda/
H A Dhda_eld.c125 unsigned int val; in hdmi_get_eld_data() local
127 val = snd_hda_codec_read(codec, nid, 0, in hdmi_get_eld_data()
130 codec_info(codec, "HDMI: ELD data byte %d: 0x%x\n", byte_index, val); in hdmi_get_eld_data()
132 return val; in hdmi_get_eld_data()
149 int val; in hdmi_update_short_audio_desc() local
151 val = GRAB_BITS(buf, 1, 0, 7); in hdmi_update_short_audio_desc()
154 if (val & (1 << i)) in hdmi_update_short_audio_desc()
170 val = GRAB_BITS(buf, 2, 0, 3); in hdmi_update_short_audio_desc()
172 if (val & (1 << i)) in hdmi_update_short_audio_desc()
319 unsigned int val in snd_hdmi_get_eld() local
501 long long val; snd_hdmi_write_eld_info() local
[all...]
/third_party/libunwind/libunwind/src/ia64/
H A Dunwind_i.h161 ia64_getfp (struct cursor *c, unw_word_t loc, unw_fpreg_t *val) in ia64_getfp() argument
168 *val = *(unw_fpreg_t *) IA64_GET_ADDR (loc); in ia64_getfp()
173 ia64_putfp (struct cursor *c, unw_word_t loc, unw_fpreg_t val) in ia64_putfp() argument
187 *addr = val; in ia64_putfp()
192 ia64_get (struct cursor *c, unw_word_t loc, unw_word_t *val) in ia64_get() argument
199 *val = *(unw_word_t *) IA64_GET_ADDR (loc); in ia64_get()
204 ia64_put (struct cursor *c, unw_word_t loc, unw_word_t val) in ia64_put() argument
218 *addr = val; in ia64_put()
270 ia64_getfp (struct cursor *c, ia64_loc_t loc, unw_fpreg_t *val) in ia64_getfp() argument
282 return ia64_uc_access_fpreg (c, loc, val, in ia64_getfp()
299 ia64_putfp(struct cursor *c, ia64_loc_t loc, unw_fpreg_t val) ia64_putfp() argument
333 ia64_get(struct cursor *c, ia64_loc_t loc, unw_word_t *val) ia64_get() argument
369 ia64_put(struct cursor *c, ia64_loc_t loc, unw_word_t val) ia64_put() argument
431 unw_word_t val; /* save location: register number or offset */ global() member
[all...]
/third_party/mesa3d/src/compiler/spirv/
H A Dvtn_private.h789 struct vtn_value *val = vtn_untyped_value(b, value_id); in vtn_push_value() local
795 vtn_fail_if(val->value_type != vtn_value_type_invalid, in vtn_push_value()
799 val->value_type = value_type; in vtn_push_value()
808 struct vtn_value *val = vtn_untyped_value(b, value_id); in vtn_value() local
809 vtn_fail_if(val->value_type != value_type, in vtn_value()
811 return val; in vtn_value()
817 struct vtn_value *val = vtn_untyped_value(b, value_id); in vtn_pointer_value() local
818 vtn_fail_if(val->value_type != vtn_value_type_pointer && in vtn_pointer_value()
819 !val->is_null_constant, in vtn_pointer_value()
821 return val; in vtn_pointer_value()
850 struct vtn_value *val = vtn_value(b, value_id, vtn_value_type_constant); vtn_constant_uint() local
868 struct vtn_value *val = vtn_value(b, value_id, vtn_value_type_constant); vtn_constant_int() local
886 struct vtn_value *val = vtn_untyped_value(b, value_id); vtn_get_value_type() local
[all...]
/third_party/rust/crates/bindgen/bindgen-tests/tests/expectations/tests/
H A Dprivate_fields.rs37 pub fn set_bit(&mut self, index: usize, val: bool) { in set_bit()
47 if val { in set_bit()
61 let mut val = 0; in get() variables
69 val |= 1 << index; in get()
72 val in get()
75 pub fn set(&mut self, bit_offset: usize, bit_width: u8, val: u64) { in set()
84 let val_bit_is_set = val & mask == mask; in set()
165 fn set_a(&mut self, val: ::std::os::raw::c_uint) { in set_a()
167 let val: u32 = ::std::mem::transmute(val); in set_a()
[all...]
/third_party/wpa_supplicant/wpa_supplicant-2.9_standard/src/common/
H A Dsae_pk.c99 static u8 d_permute(u8 val, unsigned int iter) in d_permute() argument
102 return val; in d_permute()
103 return d_permute(d_perm_table[val], iter - 1); in d_permute()
107 static u8 d_invert(u8 val) in d_invert() argument
109 if (val > 0 && val < 16) in d_invert()
110 return 16 - val; in d_invert()
111 return val; in d_invert()
118 u8 val = 0; in d_check_char() local
135 val in d_check_char()
218 u8 val; sae_pk_base32_encode() local
280 u8 val; sae_pk_base32_decode() local
365 u32 val = 0, val19; sae_pk_set_password() local
450 sae_parse_pk(const char *val) sae_parse_pk() argument
[all...]
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-s3c2443.c80 { .val = 0, .div = 1 },
81 { .val = 1, .div = 2 },
82 { .val = 3, .div = 4 },
87 { .val = 0, .div = 1 },
88 { .val = 1, .div = 3 },
89 { .val = 2, .div = 5 },
90 { .val = 3, .div = 7 },
91 { .val = 4, .div = 9 },
92 { .val = 5, .div = 11 },
93 { .val
[all...]
/kernel/linux/linux-5.10/arch/sparc/include/asm/
H A Dfloppy_64.h206 u8 val; in sparc_floppy_irq() local
209 val = readb(stat); in sparc_floppy_irq()
210 if (unlikely(!(val & 0x80))) { in sparc_floppy_irq()
215 if (unlikely(!(val & 0x20))) { in sparc_floppy_irq()
221 if (val & 0x40) { in sparc_floppy_irq()
237 val = readb(auxio_register); in sparc_floppy_irq()
238 val |= AUXIO_AUX1_FTCNT; in sparc_floppy_irq()
239 writeb(val, auxio_register); in sparc_floppy_irq()
240 val &= ~AUXIO_AUX1_FTCNT; in sparc_floppy_irq()
241 writeb(val, auxio_registe in sparc_floppy_irq()
309 sun_pci_fd_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_outb() argument
316 sun_pci_fd_broken_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_broken_outb() argument
336 sun_pci_fd_lde_broken_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_lde_broken_outb() argument
451 sun_pci_fd_out_byte(unsigned long port, unsigned char val, unsigned long reg) sun_pci_fd_out_byte() argument
[all...]
/kernel/linux/linux-5.10/drivers/clk/at91/
H A Dclk-sam9x60-pll.c83 unsigned int val, cfrac, cmul; in sam9x60_frac_pll_prepare() local
90 regmap_read(regmap, AT91_PMC_PLL_CTRL1, &val); in sam9x60_frac_pll_prepare()
91 cmul = (val & core->layout->mul_mask) >> core->layout->mul_shift; in sam9x60_frac_pll_prepare()
92 cfrac = (val & core->layout->frac_mask) >> core->layout->frac_shift; in sam9x60_frac_pll_prepare()
100 val = AT91_PMC_PLL_ACR_DEFAULT_UPLL; in sam9x60_frac_pll_prepare()
102 val = AT91_PMC_PLL_ACR_DEFAULT_PLLA; in sam9x60_frac_pll_prepare()
103 regmap_write(regmap, AT91_PMC_PLL_ACR, val); in sam9x60_frac_pll_prepare()
111 val |= AT91_PMC_PLL_ACR_UTMIBG; in sam9x60_frac_pll_prepare()
112 regmap_write(regmap, AT91_PMC_PLL_ACR, val); in sam9x60_frac_pll_prepare()
117 val | in sam9x60_frac_pll_prepare()
247 unsigned int val, cdiv; sam9x60_div_pll_prepare() local
303 unsigned int val; sam9x60_div_pll_is_prepared() local
407 unsigned int val; sam9x60_clk_register_frac_pll() local
487 unsigned int val; sam9x60_clk_register_div_pll() local
[all...]
/kernel/linux/linux-5.10/drivers/net/ethernet/huawei/hinic/
H A Dhinic_hw_if.c77 u32 addr, val; in hinic_msix_attr_get() local
83 val = hinic_hwif_read_reg(hwif, addr); in hinic_msix_attr_get()
85 *pending_limit = HINIC_MSIX_ATTR_GET(val, PENDING_LIMIT); in hinic_msix_attr_get()
86 *coalesc_timer = HINIC_MSIX_ATTR_GET(val, COALESC_TIMER); in hinic_msix_attr_get()
87 *lli_timer = HINIC_MSIX_ATTR_GET(val, LLI_TIMER); in hinic_msix_attr_get()
88 *lli_credit_limit = HINIC_MSIX_ATTR_GET(val, LLI_CREDIT); in hinic_msix_attr_get()
89 *resend_timer = HINIC_MSIX_ATTR_GET(val, RESEND_TIMER); in hinic_msix_attr_get()
278 u32 addr, val, ppf_election; in set_ppf() local
283 val = hinic_hwif_read_reg(hwif, addr); in set_ppf()
284 val in set_ppf()
314 u32 addr, val, dma_attr_entry; set_dma_attr() local
[all...]
/kernel/linux/linux-5.10/drivers/net/ethernet/freescale/
H A Dfec_ptp.c101 u32 val, tempval; in fec_ptp_enable_pps() local
104 val = 0; in fec_ptp_enable_pps()
123 val = readl(fep->hwp + FEC_TCSR(fep->pps_channel)); in fec_ptp_enable_pps()
125 val &= ~(FEC_T_TMODE_MASK); in fec_ptp_enable_pps()
126 writel(val, fep->hwp + FEC_TCSR(fep->pps_channel)); in fec_ptp_enable_pps()
127 val = readl(fep->hwp + FEC_TCSR(fep->pps_channel)); in fec_ptp_enable_pps()
128 } while (val & FEC_T_TMODE_MASK); in fec_ptp_enable_pps()
144 /* The tempval is less than 3 seconds, and so val is less than in fec_ptp_enable_pps()
147 val = NSEC_PER_SEC - (u32)ts.tv_nsec + tempval; in fec_ptp_enable_pps()
160 val in fec_ptp_enable_pps()
542 u32 val; fec_pps_interrupt() local
[all...]
/kernel/linux/linux-6.6/arch/arm64/kvm/vgic/
H A Dvgic-v2.c14 static inline void vgic_v2_write_lr(int lr, u32 val) in vgic_v2_write_lr() argument
18 writel_relaxed(val, base + GICH_LR0 + (lr * 4)); in vgic_v2_write_lr()
60 u32 val = cpuif->vgic_lr[lr]; in vgic_v2_fold_lr_state() local
61 u32 cpuid, intid = val & GICH_LR_VIRTUALID; in vgic_v2_fold_lr_state()
66 cpuid = val & GICH_LR_PHYSID_CPUID; in vgic_v2_fold_lr_state()
71 if (lr_signals_eoi_mi(val) && vgic_valid_spi(vcpu->kvm, intid)) in vgic_v2_fold_lr_state()
80 deactivated = irq->active && !(val & GICH_LR_ACTIVE_BIT); in vgic_v2_fold_lr_state()
81 irq->active = !!(val & GICH_LR_ACTIVE_BIT); in vgic_v2_fold_lr_state()
88 (val & GICH_LR_PENDING_BIT)) { in vgic_v2_fold_lr_state()
98 if (irq->config == VGIC_CONFIG_LEVEL && !(val in vgic_v2_fold_lr_state()
124 u32 val = irq->intid; vgic_v2_populate_lr() local
[all...]
/kernel/linux/linux-6.6/arch/sparc/include/asm/
H A Dfloppy_64.h206 u8 val; in sparc_floppy_irq() local
209 val = readb(stat); in sparc_floppy_irq()
210 if (unlikely(!(val & 0x80))) { in sparc_floppy_irq()
215 if (unlikely(!(val & 0x20))) { in sparc_floppy_irq()
221 if (val & 0x40) { in sparc_floppy_irq()
237 val = readb(auxio_register); in sparc_floppy_irq()
238 val |= AUXIO_AUX1_FTCNT; in sparc_floppy_irq()
239 writeb(val, auxio_register); in sparc_floppy_irq()
240 val &= ~AUXIO_AUX1_FTCNT; in sparc_floppy_irq()
241 writeb(val, auxio_registe in sparc_floppy_irq()
309 sun_pci_fd_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_outb() argument
316 sun_pci_fd_broken_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_broken_outb() argument
336 sun_pci_fd_lde_broken_outb(unsigned char val, unsigned long base, unsigned int reg) sun_pci_fd_lde_broken_outb() argument
451 sun_pci_fd_out_byte(unsigned long port, unsigned char val, unsigned long reg) sun_pci_fd_out_byte() argument
[all...]
/kernel/linux/linux-5.10/drivers/input/rmi4/
H A Drmi_2d_sensor.c229 u32 val; in rmi_2d_sensor_of_probe() local
240 retval = rmi_of_property_read_u32(dev, &val, "syna,clip-x-low", 1); in rmi_2d_sensor_of_probe()
244 pdata->axis_align.clip_x_low = val; in rmi_2d_sensor_of_probe()
246 retval = rmi_of_property_read_u32(dev, &val, "syna,clip-y-low", 1); in rmi_2d_sensor_of_probe()
250 pdata->axis_align.clip_y_low = val; in rmi_2d_sensor_of_probe()
252 retval = rmi_of_property_read_u32(dev, &val, "syna,clip-x-high", 1); in rmi_2d_sensor_of_probe()
256 pdata->axis_align.clip_x_high = val; in rmi_2d_sensor_of_probe()
258 retval = rmi_of_property_read_u32(dev, &val, "syna,clip-y-high", 1); in rmi_2d_sensor_of_probe()
262 pdata->axis_align.clip_y_high = val; in rmi_2d_sensor_of_probe()
264 retval = rmi_of_property_read_u32(dev, &val, "syn in rmi_2d_sensor_of_probe()
[all...]
/kernel/linux/linux-5.10/drivers/mmc/host/
H A Dsdhci-esdhc-mcf.c47 u32 mask, u32 val, int reg) in esdhc_clrset_be()
53 val <<= shift; in esdhc_clrset_be()
56 val |= ESDHC_PROCTL_D3CD; in esdhc_clrset_be()
58 writel((readl(base) & ~mask) | val, base); in esdhc_clrset_be()
65 static void esdhc_mcf_writeb_be(struct sdhci_host *host, u8 val, int reg) in esdhc_mcf_writeb_be() argument
73 u8 dma_bits = (val & SDHCI_CTRL_DMA_MASK) >> 3; in esdhc_mcf_writeb_be()
83 host_ctrl |= val; in esdhc_mcf_writeb_be()
90 writel((readl(base) & mask) | (val << shift), base); in esdhc_mcf_writeb_be()
93 static void esdhc_mcf_writew_be(struct sdhci_host *host, u16 val, int reg) in esdhc_mcf_writew_be() argument
103 mcf_data->aside = val; in esdhc_mcf_writew_be()
46 esdhc_clrset_be(struct sdhci_host *host, u32 mask, u32 val, int reg) esdhc_clrset_be() argument
121 esdhc_mcf_writel_be(struct sdhci_host *host, u32 val, int reg) esdhc_mcf_writel_be() argument
130 u16 val = readw(base + 2); esdhc_mcf_readb_be() local
157 u32 val; esdhc_mcf_readl_be() local
[all...]
/kernel/linux/linux-5.10/drivers/hwmon/
H A Dfam15h_power.c73 u32 val, tdp_limit, running_avg_range; in power1_input_show() local
80 REG_TDP_RUNNING_AVERAGE, &val); in power1_input_show()
87 running_avg_capture = val >> 4; in power1_input_show()
90 running_avg_capture = (val >> 4) & 0x3fffff; in power1_input_show()
94 running_avg_range = (val & 0xf) + 1; in power1_input_show()
97 REG_TDP_LIMIT3, &val); in power1_input_show()
104 tdp_limit = val >> 16; in power1_input_show()
106 tdp_limit = (val >> 16) & 0x1fff; in power1_input_show()
331 u32 val; in should_load_on_this_node() local
334 REG_NORTHBRIDGE_CAP, &val); in should_load_on_this_node()
354 u32 val; tweak_runavg_range() local
389 u32 val; fam15h_power_init_data() local
[all...]
/kernel/linux/linux-5.10/drivers/net/wireless/mediatek/mt7601u/
H A Dinit.c16 mt7601u_set_wlan_state(struct mt7601u_dev *dev, u32 val, bool enable) in mt7601u_set_wlan_state() argument
27 val |= (MT_WLAN_FUN_CTRL_WLAN_EN | in mt7601u_set_wlan_state()
30 val &= ~(MT_WLAN_FUN_CTRL_WLAN_EN); in mt7601u_set_wlan_state()
32 mt7601u_wr(dev, MT_WLAN_FUN_CTRL, val); in mt7601u_set_wlan_state()
43 val = mt7601u_rr(dev, MT_CMB_CTRL); in mt7601u_set_wlan_state()
45 if (val & MT_CMB_CTRL_XTAL_RDY && val & MT_CMB_CTRL_PLL_LD) in mt7601u_set_wlan_state()
61 u32 val; in mt7601u_chip_onoff() local
65 val = mt7601u_rr(dev, MT_WLAN_FUN_CTRL); in mt7601u_chip_onoff()
68 val | in mt7601u_chip_onoff()
101 u32 val; mt7601u_init_usb_dma() local
[all...]
/kernel/linux/linux-5.10/drivers/phy/broadcom/
H A Dphy-bcm63xx-usbh.c268 u32 val = usbh_readl(usbh, USBH_SWAP_CONTROL); in bcm63xx_usbh_phy_init() local
270 val |= USBH_SC_EHCI_DATA_SWAP; in bcm63xx_usbh_phy_init()
271 val &= ~USBH_SC_EHCI_ENDIAN_SWAP; in bcm63xx_usbh_phy_init()
273 val |= USBH_SC_OHCI_DATA_SWAP; in bcm63xx_usbh_phy_init()
274 val &= ~USBH_SC_OHCI_ENDIAN_SWAP; in bcm63xx_usbh_phy_init()
277 val |= usbh->variant->swapctl_dev_set; in bcm63xx_usbh_phy_init()
279 usbh_writel(usbh, USBH_SWAP_CONTROL, val); in bcm63xx_usbh_phy_init()
283 u32 val = usbh_readl(usbh, USBH_SETUP); in bcm63xx_usbh_phy_init() local
285 val |= usbh->variant->setup_set; in bcm63xx_usbh_phy_init()
286 val in bcm63xx_usbh_phy_init()
292 u32 val = usbh_readl(usbh, USBH_USB_SIM_CONTROL); bcm63xx_usbh_phy_init() local
307 u32 val = usbh_readl(usbh, USBH_UTMI_CONTROL1); bcm63xx_usbh_phy_init() local
322 u32 val = usbh_readl(usbh, USBH_PLL_CONTROL1); bcm63xx_usbh_phy_power_on() local
338 u32 val = usbh_readl(usbh, USBH_PLL_CONTROL1); bcm63xx_usbh_phy_power_off() local
[all...]

Completed in 22 milliseconds

1...<<111112113114115116117118119120>>...1054