Home
last modified time | relevance | path

Searched refs:val (Results 126 - 150 of 26788) sorted by relevance

12345678910>>...1072

/kernel/linux/linux-6.6/sound/soc/ti/
H A Ddavinci-mcasp.h131 #define TXROT(val) (val)
133 #define TXSSZ(val) (val<<4)
134 #define TXPBIT(val) (val<<8)
135 #define TXPAD(val) (val<<13)
137 #define FSXDLY(val) (val<<1
[all...]
/kernel/linux/linux-5.10/include/sound/
H A Demu8000_reg.h108 #define EMU8000_CPF_WRITE(emu, chan, val) \
109 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(0, (chan)), (val))
110 #define EMU8000_PTRX_WRITE(emu, chan, val) \
111 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(1, (chan)), (val))
112 #define EMU8000_CVCF_WRITE(emu, chan, val) \
113 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(2, (chan)), (val))
114 #define EMU8000_VTFT_WRITE(emu, chan, val) \
115 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(3, (chan)), (val))
116 #define EMU8000_PSST_WRITE(emu, chan, val) \
117 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(6, (chan)), (val))
[all...]
/kernel/linux/linux-5.10/drivers/power/supply/
H A Dadp5061.c145 static int adp5061_get_array_index(const int *array, u8 size, int val) in adp5061_get_array_index() argument
150 if (val < array[i]) in adp5061_get_array_index()
176 union power_supply_propval *val) in adp5061_get_input_current_limit()
186 val->intval = adp5061_in_current_lim[mode] * 1000; in adp5061_get_input_current_limit()
191 static int adp5061_set_input_current_limit(struct adp5061_state *st, int val) in adp5061_set_input_current_limit() argument
196 val /= 1000; in adp5061_set_input_current_limit()
199 val); in adp5061_set_input_current_limit()
208 static int adp5061_set_min_voltage(struct adp5061_state *st, int val) in adp5061_set_min_voltage() argument
213 val /= 1000; in adp5061_set_min_voltage()
216 val); in adp5061_set_min_voltage()
175 adp5061_get_input_current_limit(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_input_current_limit() argument
225 adp5061_get_min_voltage(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_min_voltage() argument
241 adp5061_get_chg_volt_lim(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_chg_volt_lim() argument
257 adp5061_get_max_voltage(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_max_voltage() argument
276 adp5061_set_max_voltage(struct adp5061_state *st, int val) adp5061_set_max_voltage() argument
297 adp5061_set_const_chg_vmax(struct adp5061_state *st, int val) adp5061_set_const_chg_vmax() argument
314 adp5061_set_const_chg_current(struct adp5061_state *st, int val) adp5061_set_const_chg_current() argument
335 adp5061_get_const_chg_current(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_const_chg_current() argument
354 adp5061_get_prechg_current(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_prechg_current() argument
370 adp5061_set_prechg_current(struct adp5061_state *st, int val) adp5061_set_prechg_current() argument
387 adp5061_get_vweak_th(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_vweak_th() argument
403 adp5061_set_vweak_th(struct adp5061_state *st, int val) adp5061_set_vweak_th() argument
420 adp5061_get_chg_type(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_chg_type() argument
439 adp5061_get_charger_status(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_charger_status() argument
472 adp5061_get_battery_status(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_battery_status() argument
501 adp5061_get_termination_current(struct adp5061_state *st, union power_supply_propval *val) adp5061_get_termination_current() argument
517 adp5061_set_termination_current(struct adp5061_state *st, int val) adp5061_set_termination_current() argument
532 adp5061_get_property(struct power_supply *psy, enum power_supply_property psp, union power_supply_propval *val) adp5061_get_property() argument
616 adp5061_set_property(struct power_supply *psy, enum power_supply_property psp, const union power_supply_propval *val) adp5061_set_property() argument
[all...]
/kernel/linux/linux-6.6/include/sound/
H A Demu8000_reg.h108 #define EMU8000_CPF_WRITE(emu, chan, val) \
109 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(0, (chan)), (val))
110 #define EMU8000_PTRX_WRITE(emu, chan, val) \
111 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(1, (chan)), (val))
112 #define EMU8000_CVCF_WRITE(emu, chan, val) \
113 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(2, (chan)), (val))
114 #define EMU8000_VTFT_WRITE(emu, chan, val) \
115 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(3, (chan)), (val))
116 #define EMU8000_PSST_WRITE(emu, chan, val) \
117 snd_emu8000_poke_dw((emu), EMU8000_DATA0(emu), EMU8000_CMD(6, (chan)), (val))
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/panel/
H A Dpanel-abt-y030xx067a.c23 #define REG00_VBRT_CTRL(val) (val)
25 #define REG01_COM_DC(val) (val)
27 #define REG02_DA_CONTRAST(val) (val)
28 #define REG02_VESA_SEL(val) ((val) << 5)
31 #define REG03_VPOSITION(val) (val)
[all...]
/kernel/linux/linux-5.10/drivers/hwmon/
H A Dhwmon-vid.c65 * val is the 4-bit or more VID code.
69 int vid_from_reg(int val, u8 vrm) in vid_from_reg() argument
77 val &= 0x3f; in vid_from_reg()
78 if ((val & 0x1f) == 0x1f) in vid_from_reg()
80 if ((val & 0x1f) <= 0x09 || val == 0x0a) in vid_from_reg()
81 vid = 1087500 - (val & 0x1f) * 25000; in vid_from_reg()
83 vid = 1862500 - (val & 0x1f) * 25000; in vid_from_reg()
84 if (val & 0x20) in vid_from_reg()
90 val in vid_from_reg()
[all...]
/kernel/linux/linux-6.6/drivers/hwmon/
H A Dhwmon-vid.c65 * val is the 4-bit or more VID code.
69 int vid_from_reg(int val, u8 vrm) in vid_from_reg() argument
77 val &= 0x3f; in vid_from_reg()
78 if ((val & 0x1f) == 0x1f) in vid_from_reg()
80 if ((val & 0x1f) <= 0x09 || val == 0x0a) in vid_from_reg()
81 vid = 1087500 - (val & 0x1f) * 25000; in vid_from_reg()
83 vid = 1862500 - (val & 0x1f) * 25000; in vid_from_reg()
84 if (val & 0x20) in vid_from_reg()
90 val in vid_from_reg()
[all...]
/kernel/linux/linux-5.10/drivers/remoteproc/
H A Dqcom_q6v5_wcss.c103 u32 val; in q6v5_wcss_reset() local
107 val = readl(wcss->reg_base + Q6SS_RESET_REG); in q6v5_wcss_reset()
108 val |= Q6SS_CORE_ARES | Q6SS_BUS_ARES_ENABLE | Q6SS_STOP_CORE; in q6v5_wcss_reset()
109 writel(val, wcss->reg_base + Q6SS_RESET_REG); in q6v5_wcss_reset()
112 val = readl(wcss->reg_base + Q6SS_XO_CBCR); in q6v5_wcss_reset()
113 val |= 0x1; in q6v5_wcss_reset()
114 writel(val, wcss->reg_base + Q6SS_XO_CBCR); in q6v5_wcss_reset()
118 val, !(val & BIT(31)), 1, in q6v5_wcss_reset()
126 val in q6v5_wcss_reset()
245 unsigned int val; q6v5_wcss_halt_axi_port() local
277 u32 val; q6v5_wcss_powerdown() local
323 u32 val; q6v5_q6_powerdown() local
[all...]
/kernel/linux/linux-6.6/include/asm-generic/
H A Dunaligned.h17 #define __put_unaligned_t(type, val, ptr) do { \
19 __pptr->x = (val); \
23 #define put_unaligned(val, ptr) __put_unaligned_t(typeof(*(ptr)), (val), (ptr))
40 static inline void put_unaligned_le16(u16 val, void *p) in put_unaligned_le16() argument
42 __put_unaligned_t(__le16, cpu_to_le16(val), p); in put_unaligned_le16()
45 static inline void put_unaligned_le32(u32 val, void *p) in put_unaligned_le32() argument
47 __put_unaligned_t(__le32, cpu_to_le32(val), p); in put_unaligned_le32()
50 static inline void put_unaligned_le64(u64 val, void *p) in put_unaligned_le64() argument
52 __put_unaligned_t(__le64, cpu_to_le64(val), in put_unaligned_le64()
70 put_unaligned_be16(u16 val, void *p) put_unaligned_be16() argument
75 put_unaligned_be32(u32 val, void *p) put_unaligned_be32() argument
80 put_unaligned_be64(u64 val, void *p) put_unaligned_be64() argument
105 __put_unaligned_be24(const u32 val, u8 *p) __put_unaligned_be24() argument
112 put_unaligned_be24(const u32 val, void *p) put_unaligned_be24() argument
117 __put_unaligned_le24(const u32 val, u8 *p) __put_unaligned_le24() argument
124 put_unaligned_le24(const u32 val, void *p) put_unaligned_le24() argument
129 __put_unaligned_be48(const u64 val, u8 *p) __put_unaligned_be48() argument
139 put_unaligned_be48(const u64 val, void *p) put_unaligned_be48() argument
[all...]
/kernel/linux/linux-5.10/arch/alpha/include/uapi/asm/
H A Dcompiler.h14 # define __kernel_insbl(val, shift) __builtin_alpha_insbl(val, shift)
15 # define __kernel_inswl(val, shift) __builtin_alpha_inswl(val, shift)
16 # define __kernel_insql(val, shift) __builtin_alpha_insql(val, shift)
17 # define __kernel_inslh(val, shift) __builtin_alpha_inslh(val, shift)
18 # define __kernel_extbl(val, shift) __builtin_alpha_extbl(val, shif
[all...]
/kernel/linux/linux-5.10/drivers/net/ethernet/mediatek/
H A Dmtk_sgmii.c39 unsigned int val; in mtk_sgmii_setup_mode_an() local
48 regmap_read(ss->regmap[id], SGMSYS_SGMII_MODE, &val); in mtk_sgmii_setup_mode_an()
49 val |= SGMII_REMOTE_FAULT_DIS; in mtk_sgmii_setup_mode_an()
50 regmap_write(ss->regmap[id], SGMSYS_SGMII_MODE, val); in mtk_sgmii_setup_mode_an()
52 regmap_read(ss->regmap[id], SGMSYS_PCS_CONTROL_1, &val); in mtk_sgmii_setup_mode_an()
53 val |= SGMII_AN_RESTART; in mtk_sgmii_setup_mode_an()
54 regmap_write(ss->regmap[id], SGMSYS_PCS_CONTROL_1, val); in mtk_sgmii_setup_mode_an()
56 regmap_read(ss->regmap[id], SGMSYS_QPHY_PWR_STATE_CTRL, &val); in mtk_sgmii_setup_mode_an()
57 val &= ~SGMII_PHYA_PWD; in mtk_sgmii_setup_mode_an()
58 regmap_write(ss->regmap[id], SGMSYS_QPHY_PWR_STATE_CTRL, val); in mtk_sgmii_setup_mode_an()
66 unsigned int val; mtk_sgmii_setup_mode_force() local
115 unsigned int val, sid; mtk_sgmii_restart_an() local
[all...]
/kernel/linux/linux-6.6/arch/alpha/include/uapi/asm/
H A Dcompiler.h14 # define __kernel_insbl(val, shift) __builtin_alpha_insbl(val, shift)
15 # define __kernel_inswl(val, shift) __builtin_alpha_inswl(val, shift)
16 # define __kernel_insql(val, shift) __builtin_alpha_insql(val, shift)
17 # define __kernel_inslh(val, shift) __builtin_alpha_inslh(val, shift)
18 # define __kernel_extbl(val, shift) __builtin_alpha_extbl(val, shif
[all...]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/ti/
H A Dk3-pinctrl.h41 #define AM62AX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
42 #define AM62AX_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
44 #define AM62PX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
45 #define AM62PX_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
47 #define AM62X_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmod
[all...]
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/arm64/ti/
H A Dk3-pinctrl.h41 #define AM62AX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
42 #define AM62AX_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
44 #define AM62PX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
45 #define AM62PX_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode))
47 #define AM62X_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmod
[all...]
/kernel/linux/linux-5.10/drivers/hwtracing/coresight/
H A Dcoresight-etm3x-sysfs.c16 unsigned long val; in nr_addr_cmp_show() local
19 val = drvdata->nr_addr_cmp; in nr_addr_cmp_show()
20 return sprintf(buf, "%#lx\n", val); in nr_addr_cmp_show()
26 { unsigned long val; in nr_cntr_show() local
29 val = drvdata->nr_cntr; in nr_cntr_show()
30 return sprintf(buf, "%#lx\n", val); in nr_cntr_show()
37 unsigned long val; in nr_ctxid_cmp_show() local
40 val = drvdata->nr_ctxid_cmp; in nr_ctxid_cmp_show()
41 return sprintf(buf, "%#lx\n", val); in nr_ctxid_cmp_show()
48 unsigned long flags, val; in etmsr_show() local
70 unsigned long val; reset_store() local
98 unsigned long val; mode_show() local
111 unsigned long val; mode_store() local
183 unsigned long val; trigger_event_show() local
196 unsigned long val; trigger_event_store() local
213 unsigned long val; enable_event_show() local
226 unsigned long val; enable_event_store() local
243 unsigned long val; fifofull_level_show() local
256 unsigned long val; fifofull_level_store() local
273 unsigned long val; addr_idx_show() local
286 unsigned long val; addr_idx_store() local
313 unsigned long val; addr_single_show() local
337 unsigned long val; addr_single_store() local
434 unsigned long val; addr_start_show() local
458 unsigned long val; addr_start_store() local
488 unsigned long val; addr_stop_show() local
512 unsigned long val; addr_stop_store() local
541 unsigned long val; addr_acctype_show() local
557 unsigned long val; addr_acctype_store() local
576 unsigned long val; cntr_idx_show() local
589 unsigned long val; cntr_idx_store() local
614 unsigned long val; cntr_rld_val_show() local
630 unsigned long val; cntr_rld_val_store() local
649 unsigned long val; cntr_event_show() local
665 unsigned long val; cntr_event_store() local
684 unsigned long val; cntr_rld_event_show() local
700 unsigned long val; cntr_rld_event_store() local
720 u32 val; cntr_val_show() local
746 unsigned long val; cntr_val_store() local
765 unsigned long val; seq_12_event_show() local
778 unsigned long val; seq_12_event_store() local
794 unsigned long val; seq_21_event_show() local
807 unsigned long val; seq_21_event_store() local
823 unsigned long val; seq_23_event_show() local
836 unsigned long val; seq_23_event_store() local
852 unsigned long val; seq_31_event_show() local
865 unsigned long val; seq_31_event_store() local
881 unsigned long val; seq_32_event_show() local
894 unsigned long val; seq_32_event_store() local
910 unsigned long val; seq_13_event_show() local
923 unsigned long val; seq_13_event_store() local
939 unsigned long val, flags; seq_curr_state_show() local
966 unsigned long val; seq_curr_state_store() local
986 unsigned long val; ctxid_idx_show() local
999 unsigned long val; ctxid_idx_store() local
1025 unsigned long val; ctxid_pid_show() local
1079 unsigned long val; ctxid_mask_show() local
1099 unsigned long val; ctxid_mask_store() local
1122 unsigned long val; sync_freq_show() local
1135 unsigned long val; sync_freq_store() local
1151 unsigned long val; timestamp_event_show() local
1164 unsigned long val; timestamp_event_store() local
1180 int val; cpu_show() local
1192 unsigned long val; traceid_show() local
1205 unsigned long val; traceid_store() local
[all...]
/kernel/linux/linux-5.10/drivers/media/platform/qcom/camss/
H A Dcamss-csiphy-3ph-1-0.c86 u8 val = readl_relaxed(csiphy->base + in csiphy_isr() local
89 writel_relaxed(val, csiphy->base + in csiphy_isr()
142 u8 val, l = 0; in csiphy_lanes_enable() local
148 val = BIT(c->clk.pos); in csiphy_lanes_enable()
150 val |= BIT(c->data[i].pos * 2); in csiphy_lanes_enable()
152 writel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(5)); in csiphy_lanes_enable()
154 val = CSIPHY_3PH_CMN_CSI_COMMON_CTRL6_COMMON_PWRDN_B; in csiphy_lanes_enable()
155 writel_relaxed(val, csiphy->base + CSIPHY_3PH_CMN_CSI_COMMON_CTRLn(6)); in csiphy_lanes_enable()
163 val = CSIPHY_3PH_LNn_CFG1_SWI_REC_DLY_PRG; in csiphy_lanes_enable()
164 val | in csiphy_lanes_enable()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy_regs.h26 #define XELPDP_PORT_M2P_DATA(val) REG_FIELD_PREP(XELPDP_PORT_M2P_DATA_MASK, val)
29 #define XELPDP_PORT_M2P_ADDRESS(val) REG_FIELD_PREP(XELPDP_PORT_M2P_ADDRESS_MASK, val)
40 #define XELPDP_PORT_P2M_DATA(val) REG_FIELD_PREP(XELPDP_PORT_P2M_DATA_MASK, val)
76 #define XELPDP_PORT_WIDTH(val) REG_FIELD_PREP(XELPDP_PORT_WIDTH_MASK, val)
88 #define _XELPDP_LANE0_POWERDOWN_NEW_STATE(val) REG_FIELD_PREP(_XELPDP_LANE0_POWERDOWN_NEW_STATE_MASK, val)
[all...]
/third_party/mesa3d/src/egl/main/
H A Deglimage.c39 EGLint attr, EGLint val) in _eglParseKHRImageAttribs()
46 attrs->ImagePreserved = val; in _eglParseKHRImageAttribs()
53 attrs->GLTextureLevel = val; in _eglParseKHRImageAttribs()
59 attrs->GLTextureZOffset = val; in _eglParseKHRImageAttribs()
65 attrs->ProtectedContent = val; in _eglParseKHRImageAttribs()
76 EGLint attr, EGLint val) in _eglParseMESADrmImageAttribs()
83 attrs->Width = val; in _eglParseMESADrmImageAttribs()
86 attrs->Height = val; in _eglParseMESADrmImageAttribs()
89 attrs->DRMBufferFormatMESA = val; in _eglParseMESADrmImageAttribs()
92 attrs->DRMBufferUseMESA = val; in _eglParseMESADrmImageAttribs()
38 _eglParseKHRImageAttribs(_EGLImageAttribs *attrs, _EGLDisplay *disp, EGLint attr, EGLint val) _eglParseKHRImageAttribs() argument
75 _eglParseMESADrmImageAttribs(_EGLImageAttribs *attrs, _EGLDisplay *disp, EGLint attr, EGLint val) _eglParseMESADrmImageAttribs() argument
105 _eglParseWLBindWaylandDisplayAttribs(_EGLImageAttribs *attrs, _EGLDisplay *disp, EGLint attr, EGLint val) _eglParseWLBindWaylandDisplayAttribs() argument
123 _eglParseEXTImageDmaBufImportAttribs(_EGLImageAttribs *attrs, _EGLDisplay *disp, EGLint attr, EGLint val) _eglParseEXTImageDmaBufImportAttribs() argument
215 _eglParseEXTImageDmaBufImportModifiersAttribs(_EGLImageAttribs *attrs, _EGLDisplay *disp, EGLint attr, EGLint val) _eglParseEXTImageDmaBufImportModifiersAttribs() argument
293 EGLint val = attrib_list[i]; _eglParseImageAttribList() local
[all...]
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-fsl-flexspi.c14 { .val = 0, .div = 1, },
15 { .val = 1, .div = 2, },
16 { .val = 2, .div = 3, },
17 { .val = 3, .div = 4, },
18 { .val = 4, .div = 5, },
19 { .val = 5, .div = 6, },
20 { .val = 6, .div = 7, },
21 { .val = 7, .div = 8, },
22 { .val = 11, .div = 12, },
23 { .val
[all...]
/kernel/linux/linux-5.10/drivers/ata/
H A Dahci_tegra.c180 u32 val; in tegra_ahci_handle_quirks() local
183 val = readl(tegra->sata_aux_regs + SATA_AUX_MISC_CNTL_1_0); in tegra_ahci_handle_quirks()
184 val &= ~SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT; in tegra_ahci_handle_quirks()
185 writel(val, tegra->sata_aux_regs + SATA_AUX_MISC_CNTL_1_0); in tegra_ahci_handle_quirks()
194 u32 val; in tegra124_ahci_init() local
197 ret = tegra_fuse_readl(FUSE_SATA_CALIB, &val); in tegra124_ahci_init()
201 calib = tegra124_pad_calibration[val & FUSE_SATA_CALIB_MASK]; in tegra124_ahci_init()
205 val = readl(tegra->sata_regs + in tegra124_ahci_init()
207 val &= ~T_SATA0_CHX_PHY_CTRL1_GEN1_TX_AMP_MASK; in tegra124_ahci_init()
208 val in tegra124_ahci_init()
292 u32 val; tegra_ahci_controller_init() local
[all...]
/kernel/linux/linux-5.10/drivers/pci/controller/dwc/
H A Dpcie-tegra194.c341 u16 val; in apply_bad_link_workaround() local
348 val = dw_pcie_readw_dbi(pci, pcie->pcie_cap_base + PCI_EXP_LNKSTA); in apply_bad_link_workaround()
349 if (val & PCI_EXP_LNKSTA_LBMS) { in apply_bad_link_workaround()
350 current_link_width = FIELD_GET(PCI_EXP_LNKSTA_NLW, val); in apply_bad_link_workaround()
353 val = dw_pcie_readw_dbi(pci, pcie->pcie_cap_base + in apply_bad_link_workaround()
355 val &= ~PCI_EXP_LNKCTL2_TLS; in apply_bad_link_workaround()
356 val |= PCI_EXP_LNKCTL2_TLS_2_5GT; in apply_bad_link_workaround()
358 PCI_EXP_LNKCTL2, val); in apply_bad_link_workaround()
360 val = dw_pcie_readw_dbi(pci, pcie->pcie_cap_base + in apply_bad_link_workaround()
362 val | in apply_bad_link_workaround()
374 u32 val, status_l0, status_l1; tegra_pcie_rp_irq_handler() local
442 u32 val; pex_ep_event_hot_rst_done() local
470 u32 val, speed; tegra_pcie_ep_irq_thread() local
561 tegra_pcie_dw_rd_own_conf(struct pci_bus *bus, u32 devfn, int where, int size, u32 *val) tegra_pcie_dw_rd_own_conf() argument
578 tegra_pcie_dw_wr_own_conf(struct pci_bus *bus, u32 devfn, int where, int size, u32 val) tegra_pcie_dw_wr_own_conf() argument
602 u32 val; disable_aspm_l11() local
611 u32 val; disable_aspm_l12() local
620 u32 val; event_counter_prog() local
637 u32 val; aspm_state_cnt() local
669 u32 val; init_host_aspm() local
710 u32 val; tegra_pcie_enable_system_interrupts() local
747 u32 val; tegra_pcie_enable_legacy_interrupts() local
768 u32 val; tegra_pcie_enable_msi_interrupts() local
810 u32 val, offset, i; config_gen3_gen4_eq_presets() local
864 u32 val; tegra_pcie_prepare_host() local
932 u32 val, tmp, offset, speed; tegra_pcie_dw_host_init() local
994 u32 val = dw_pcie_readw_dbi(pci, pcie->pcie_cap_base + PCI_EXP_LNKSTA); tegra_pcie_dw_link_up() local
1322 u32 val; tegra_pcie_config_controller() local
1489 u32 val; tegra_pcie_try_link_l2() local
1621 u32 val; pex_ep_event_pex_rst_assert() local
1663 u32 val; pex_ep_event_pex_rst_deassert() local
2208 u32 val; tegra_pcie_dw_suspend_late() local
2270 u32 val; tegra_pcie_dw_resume_early() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_dpio_phy.c272 u32 val; in bxt_ddi_phy_set_signal_level() local
282 val = intel_de_read(dev_priv, BXT_PORT_PCS_DW10_LN01(phy, ch)); in bxt_ddi_phy_set_signal_level()
283 val &= ~(TX2_SWING_CALC_INIT | TX1_SWING_CALC_INIT); in bxt_ddi_phy_set_signal_level()
284 intel_de_write(dev_priv, BXT_PORT_PCS_DW10_GRP(phy, ch), val); in bxt_ddi_phy_set_signal_level()
286 val = intel_de_read(dev_priv, BXT_PORT_TX_DW2_LN0(phy, ch)); in bxt_ddi_phy_set_signal_level()
287 val &= ~(MARGIN_000 | UNIQ_TRANS_SCALE); in bxt_ddi_phy_set_signal_level()
288 val |= margin << MARGIN_000_SHIFT | scale << UNIQ_TRANS_SCALE_SHIFT; in bxt_ddi_phy_set_signal_level()
289 intel_de_write(dev_priv, BXT_PORT_TX_DW2_GRP(phy, ch), val); in bxt_ddi_phy_set_signal_level()
291 val = intel_de_read(dev_priv, BXT_PORT_TX_DW3_LN0(phy, ch)); in bxt_ddi_phy_set_signal_level()
292 val in bxt_ddi_phy_set_signal_level()
342 u32 val = intel_de_read(dev_priv, BXT_PORT_REF_DW6(phy)); bxt_get_grc() local
360 u32 val; _bxt_ddi_phy_init() local
456 u32 val; bxt_ddi_phy_uninit() local
502 u32 val; __phy_reg_verify_state() local
607 u32 val = intel_de_read(dev_priv, bxt_ddi_phy_set_lane_optim_mask() local
637 u32 val = intel_de_read(dev_priv, bxt_ddi_phy_get_lane_lat_optim_mask() local
657 u32 val; chv_set_phy_signal_level() local
752 u32 val; chv_data_lane_soft_reset() local
799 u32 val; chv_phy_pre_pll_enable() local
879 u32 val; chv_phy_pre_encoder_enable() local
965 u32 val; chv_phy_post_pll_disable() local
1060 u32 val; vlv_phy_pre_encoder_enable() local
[all...]
/kernel/linux/linux-6.6/drivers/accel/ivpu/
H A Divpu_hw_40xx.c163 u32 val; in ivpu_pll_cmd_send() local
171 val = REGB_RD32(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0); in ivpu_pll_cmd_send()
172 val = REG_SET_FLD_NUM(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0, MIN_RATIO, min_ratio, val); in ivpu_pll_cmd_send()
173 val = REG_SET_FLD_NUM(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0, MAX_RATIO, max_ratio, val); in ivpu_pll_cmd_send()
174 REGB_WR32(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0, val); in ivpu_pll_cmd_send()
176 val = REGB_RD32(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD1); in ivpu_pll_cmd_send()
177 val = REG_SET_FLD_NUM(VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD1, TARGET_RATIO, target_ratio, val); in ivpu_pll_cmd_send()
270 u32 val = REGV_RD32(VPU_40XX_HOST_SS_CPR_RST_EN); ivpu_boot_host_ss_rst_drive() local
287 u32 val = REGV_RD32(VPU_40XX_HOST_SS_CPR_CLK_EN); ivpu_boot_host_ss_clk_drive() local
304 u32 val = REGV_RD32(VPU_40XX_HOST_SS_NOC_QREQN); ivpu_boot_noc_qreqn_check() local
314 u32 val = REGV_RD32(VPU_40XX_HOST_SS_NOC_QACCEPTN); ivpu_boot_noc_qacceptn_check() local
324 u32 val = REGV_RD32(VPU_40XX_HOST_SS_NOC_QDENY); ivpu_boot_noc_qdeny_check() local
334 u32 val = REGV_RD32(VPU_40XX_TOP_NOC_QREQN); ivpu_boot_top_noc_qrenqn_check() local
345 u32 val = REGV_RD32(VPU_40XX_TOP_NOC_QACCEPTN); ivpu_boot_top_noc_qacceptn_check() local
356 u32 val = REGV_RD32(VPU_40XX_TOP_NOC_QDENY); ivpu_boot_top_noc_qdeny_check() local
367 u32 val = REGV_RD32(VPU_40XX_HOST_SS_AON_IDLE_GEN); ivpu_boot_idle_gen_drive() local
403 u32 val; ivpu_boot_host_ss_axi_drive() local
440 u32 val; ivpu_boot_host_ss_top_noc_drive() local
472 u32 val = REGV_RD32(VPU_40XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0); ivpu_boot_pwr_island_trickle_drive() local
487 u32 val = REGV_RD32(VPU_40XX_HOST_SS_AON_PWR_ISLAND_EN0); ivpu_boot_pwr_island_drive() local
511 u32 val = REGV_RD32(VPU_40XX_HOST_SS_AON_PWR_ISO_EN0); ivpu_boot_pwr_island_isolation_drive() local
523 u32 val = REGV_RD32(VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES); ivpu_boot_no_snoop_enable() local
534 u32 val = REGV_RD32(VPU_40XX_HOST_IF_TBU_MMUSSIDV); ivpu_boot_tbu_mmu_enable() local
548 u32 val = REGV_RD32(VPU_40XX_CPU_SS_CPR_NOC_QACCEPTN); ivpu_boot_cpu_noc_qacceptn_check() local
558 u32 val = REGV_RD32(VPU_40XX_CPU_SS_CPR_NOC_QDENY); ivpu_boot_cpu_noc_qdeny_check() local
601 u32 val; ivpu_boot_soc_cpu_drive() local
631 u32 val; ivpu_boot_soc_cpu_boot() local
657 u32 val; ivpu_boot_d0i3_drive() local
740 u32 val; ivpu_hw_40xx_reset() local
791 u32 val = REGB_RD32(VPU_40XX_BUTTRESS_VPU_STATUS); ivpu_hw_40xx_profiling_freq_reg_set() local
809 u32 val = REGB_RD32(VPU_40XX_BUTTRESS_VPU_STATUS); ivpu_hw_40xx_clock_relinquish_disable() local
883 u32 val; ivpu_hw_40xx_is_idle() local
915 u32 val; ivpu_hw_40xx_wdt_disable() local
957 u32 val = REG_FLD(VPU_40XX_CPU_SS_DOORBELL_0, SET); ivpu_hw_40xx_reg_db_set() local
[all...]
/kernel/linux/linux-6.6/drivers/i2c/busses/
H A Di2c-bcm-iproc.c235 u32 val; in iproc_i2c_rd_reg() local
242 val = readl(iproc_i2c->base + offset); in iproc_i2c_rd_reg()
245 val = readl(iproc_i2c->base + offset); in iproc_i2c_rd_reg()
248 return val; in iproc_i2c_rd_reg()
252 u32 offset, u32 val) in iproc_i2c_wr_reg()
260 writel(val, iproc_i2c->base + offset); in iproc_i2c_wr_reg()
263 writel(val, iproc_i2c->base + offset); in iproc_i2c_wr_reg()
270 u32 val; in bcm_iproc_i2c_slave_init() local
275 val = iproc_i2c_rd_reg(iproc_i2c, CFG_OFFSET); in bcm_iproc_i2c_slave_init()
276 val | in bcm_iproc_i2c_slave_init()
251 iproc_i2c_wr_reg(struct bcm_iproc_i2c_dev *iproc_i2c, u32 offset, u32 val) iproc_i2c_wr_reg() argument
322 u32 val; bcm_iproc_i2c_check_slave_status() local
363 u32 val; bcm_iproc_i2c_slave_read() local
438 u32 val; bcm_iproc_i2c_slave_isr() local
545 uint32_t val; bcm_iproc_i2c_read_valid_bytes() local
566 u32 val; bcm_iproc_i2c_send() local
605 u32 bytes_left, val; bcm_iproc_i2c_read() local
683 u32 val; bcm_iproc_i2c_init() local
716 u32 val; bcm_iproc_i2c_enable_disable() local
729 u32 val; bcm_iproc_i2c_check_status() local
779 u32 val, status; bcm_iproc_i2c_xfer_wait() local
844 u32 val, tmp, val_intr_en; bcm_iproc_i2c_xfer_internal() local
986 u32 val; bcm_iproc_i2c_functionality() local
1012 u32 val; bcm_iproc_i2c_cfg_speed() local
1168 u32 val; bcm_iproc_i2c_resume() local
[all...]
/kernel/linux/linux-5.10/arch/arm64/include/asm/
H A Dpercpu.h60 static inline void __percpu_write_##sz(void *ptr, unsigned long val) \
62 WRITE_ONCE(*(u##sz *)ptr, (u##sz)val); \
67 __percpu_##name##_case_##sz(void *ptr, unsigned long val) \
75 #op_llsc "\t%" #w "[tmp], %" #w "[tmp], %" #w "[val]\n" \
79 #op_lse "\t%" #w "[val], %[ptr]\n" \
83 : [val] "r" ((u##sz)(val))); \
88 __percpu_##name##_return_case_##sz(void *ptr, unsigned long val) \
96 #op_llsc "\t%" #w "[ret], %" #w "[ret], %" #w "[val]\n" \
100 #op_lse "\t%" #w "[val],
[all...]

Completed in 18 milliseconds

12345678910>>...1072