p15 (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:p15 (Results 1 - 25 of 180) sorted by relevance

12 3 4 5 6 7 8

/kernel/linux/linux-5.10/arch/arm/mm/
H A D	proc-arm926.S	`50 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 53 mcr p15, 0, r0, c1, c0, 0 @ disable caches 69 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 70 mcr p15, 0, ip, c7, c10, 4 @ drain WB 72 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 74 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 77 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 90 mrc p15, 0, r1, c1, c0, 0 @ Read control register 91 mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer 96 mcr p15, [all...]`
H A D	proc-mohawk.S	`41 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 44 mcr p15, 0, r0, c1, c0, 0 @ disable caches 62 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 63 mcr p15, 0, ip, c7, c10, 4 @ drain WB 64 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 65 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 68 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 81 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer 82 mcr p15, 0, r0, c7, c0, 4 @ wait for interrupt 92 mcr p15, [all...]`
H A D	proc-arm1020.S	`66 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 69 mcr p15, 0, r0, c1, c0, 0 @ disable caches 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 86 mcr p15, 0, ip, c7, c10, 4 @ drain WB 88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 90 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 93 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 103 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 141 mcr p15, [all...]`
H A D	proc-arm925.S	`81 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 84 mcr p15, 0, r0, c1, c0, 0 @ disable caches 109 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 110 mcr p15, 0, ip, c7, c10, 4 @ drain WB 112 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 114 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 117 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 128 mrc p15, 0, r1, c1, c0, 0 @ Read control register 129 mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer 131 mcr p15, [all...]`
H A D	proc-arm946.S	`43 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 46 mcr p15, 0, r0, c1, c0, 0 @ disable caches 57 mcr p15, 0, ip, c7, c5, 0 @ flush I cache 58 mcr p15, 0, ip, c7, c6, 0 @ flush D cache 59 mcr p15, 0, ip, c7, c10, 4 @ drain WB 60 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 63 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 73 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 83 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 103 mcr p15, [all...]`
H A D	proc-fa526.S	`36 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 39 mcr p15, 0, r0, c1, c0, 0 @ disable caches 58 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 59 mcr p15, 0, ip, c7, c10, 4 @ drain WB 61 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 63 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 67 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 83 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry 87 mcr p15, 0, r0, c7, c10, 4 @ drain WB 104 mcr p15, [all...]`
H A D	proc-xsc3.S	`56 mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15 68 1: mcr p15, 0, \rd, c7, c14, 2 @ clean/invalidate L1 D line 89 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 92 mcr p15, 0, r0, c1, c0, 0 @ disable caches 109 mrc p15, 0, r1, c1, c0, 0 @ ctrl register 112 mcr p15, 0, r1, c1, c0, 0 @ ctrl register 113 mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB 115 mcr p15, 0, r1, c1, c0, 0 @ ctrl register 118 mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs 149 mcr p15, [all...]`
H A D	proc-arm920.S	`58 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 61 mcr p15, 0, r0, c1, c0, 0 @ disable caches 77 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 78 mcr p15, 0, ip, c7, c10, 4 @ drain WB 80 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 82 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 85 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 95 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 108 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 132 2: mcr p15, [all...]`
H A D	cache-fa.S	`45 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 66 mcr p15, 0, ip, c7, c14, 0 @ clean/invalidate D cache 68 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache 69 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB 70 mcrne p15, 0, ip, c7, c10, 4 @ drain write buffer 71 mcrne p15, 0, ip, c7, c5, 4 @ prefetch flush 91 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I line 92 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry 97 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB 98 mcrne p15, [all...]`
H A D	proc-arm940.S	`36 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 39 mcr p15, 0, r0, c1, c0, 0 @ disable caches 50 mcr p15, 0, ip, c7, c5, 0 @ flush I cache 51 mcr p15, 0, ip, c7, c6, 0 @ flush D cache 52 mcr p15, 0, ip, c7, c10, 4 @ drain WB 53 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 56 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 66 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 76 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 108 mcr p15, [all...]`
H A D	proc-sa1100.S	`41 mcr p15, 0, r0, c15, c1, 2 @ Enable clock switching 42 mcr p15, 0, r0, c9, c0, 5 @ Allow read-buffer operations from userland 53 mcr p15, 0, ip, c15, c2, 2 @ Disable clock switching 54 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 57 mcr p15, 0, r0, c1, c0, 0 @ disable caches 73 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 74 mcr p15, 0, ip, c7, c10, 4 @ drain WB 76 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 78 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 81 mcr p15, [all...]`
H A D	proc-v6.S	`39 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 42 mcr p15, 0, r0, c1, c0, 0 @ disable caches 57 mrc p15, 0, r1, c1, c0, 0 @ ctrl register 59 mcr p15, 0, r1, c1, c0, 0 @ disable MMU 61 mcr p15, 0, r1, c7, c5, 4 @ ISB 75 mcr p15, 0, r1, c7, c10, 4 @ DWB - WFI may enter a low-power mode 76 mcr p15, 0, r1, c7, c0, 4 @ wait for interrupt 80 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry 102 mcr p15, 0, r2, c7, c5, 6 @ flush BTAC/BTB 103 mcr p15, [all...]`
H A D	proc-feroceon.S	`47 mrc p15, 0, r0, c0, c0, 1 @ read cache type register 68 mcr p15, 1, r0, c15, c9, 0 @ clean L2 69 mcr p15, 0, r0, c7, c10, 4 @ drain WB 72 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 75 mcr p15, 0, r0, c1, c0, 0 @ disable caches 91 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 92 mcr p15, 0, ip, c7, c10, 4 @ drain WB 94 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 96 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 99 mcr p15, [all...]`
/kernel/linux/linux-6.6/arch/arm/mm/
H A D	proc-arm926.S	`50 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 53 mcr p15, 0, r0, c1, c0, 0 @ disable caches 69 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 70 mcr p15, 0, ip, c7, c10, 4 @ drain WB 72 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 74 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 77 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 90 mrc p15, 0, r1, c1, c0, 0 @ Read control register 91 mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer 96 mcr p15, [all...]`
H A D	proc-mohawk.S	`41 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 44 mcr p15, 0, r0, c1, c0, 0 @ disable caches 62 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 63 mcr p15, 0, ip, c7, c10, 4 @ drain WB 64 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 65 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 68 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 81 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer 82 mcr p15, 0, r0, c7, c0, 4 @ wait for interrupt 92 mcr p15, [all...]`
H A D	proc-arm1020.S	`66 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 69 mcr p15, 0, r0, c1, c0, 0 @ disable caches 85 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 86 mcr p15, 0, ip, c7, c10, 4 @ drain WB 88 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 90 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 93 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 103 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 118 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 141 mcr p15, [all...]`
H A D	proc-arm925.S	`81 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 84 mcr p15, 0, r0, c1, c0, 0 @ disable caches 109 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 110 mcr p15, 0, ip, c7, c10, 4 @ drain WB 112 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 114 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 117 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 128 mrc p15, 0, r1, c1, c0, 0 @ Read control register 129 mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer 131 mcr p15, [all...]`
H A D	proc-arm946.S	`43 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 46 mcr p15, 0, r0, c1, c0, 0 @ disable caches 57 mcr p15, 0, ip, c7, c5, 0 @ flush I cache 58 mcr p15, 0, ip, c7, c6, 0 @ flush D cache 59 mcr p15, 0, ip, c7, c10, 4 @ drain WB 60 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 63 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 73 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 83 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 103 mcr p15, [all...]`
H A D	proc-fa526.S	`36 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 39 mcr p15, 0, r0, c1, c0, 0 @ disable caches 58 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 59 mcr p15, 0, ip, c7, c10, 4 @ drain WB 61 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 63 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 67 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 83 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry 87 mcr p15, 0, r0, c7, c10, 4 @ drain WB 104 mcr p15, [all...]`
H A D	proc-xsc3.S	`56 mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15 68 1: mcr p15, 0, \rd, c7, c14, 2 @ clean/invalidate L1 D line 89 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 92 mcr p15, 0, r0, c1, c0, 0 @ disable caches 109 mrc p15, 0, r1, c1, c0, 0 @ ctrl register 112 mcr p15, 0, r1, c1, c0, 0 @ ctrl register 113 mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB 115 mcr p15, 0, r1, c1, c0, 0 @ ctrl register 118 mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs 149 mcr p15, [all...]`
H A D	proc-arm920.S	`58 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 61 mcr p15, 0, r0, c1, c0, 0 @ disable caches 77 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 78 mcr p15, 0, ip, c7, c10, 4 @ drain WB 80 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 82 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 85 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 95 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 108 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 132 2: mcr p15, [all...]`
H A D	cache-fa.S	`44 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 65 mcr p15, 0, ip, c7, c14, 0 @ clean/invalidate D cache 67 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache 68 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB 69 mcrne p15, 0, ip, c7, c10, 4 @ drain write buffer 70 mcrne p15, 0, ip, c7, c5, 4 @ prefetch flush 90 mcrne p15, 0, r0, c7, c5, 1 @ invalidate I line 91 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry 96 mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB 97 mcrne p15, [all...]`
H A D	proc-arm940.S	`36 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 39 mcr p15, 0, r0, c1, c0, 0 @ disable caches 50 mcr p15, 0, ip, c7, c5, 0 @ flush I cache 51 mcr p15, 0, ip, c7, c6, 0 @ flush D cache 52 mcr p15, 0, ip, c7, c10, 4 @ drain WB 53 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 56 mcr p15, 0, ip, c1, c0, 0 @ ctrl register 66 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt 76 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache 108 mcr p15, [all...]`
H A D	proc-sa1100.S	`41 mcr p15, 0, r0, c15, c1, 2 @ Enable clock switching 42 mcr p15, 0, r0, c9, c0, 5 @ Allow read-buffer operations from userland 53 mcr p15, 0, ip, c15, c2, 2 @ Disable clock switching 54 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 57 mcr p15, 0, r0, c1, c0, 0 @ disable caches 73 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches 74 mcr p15, 0, ip, c7, c10, 4 @ drain WB 76 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs 78 mrc p15, 0, ip, c1, c0, 0 @ ctrl register 81 mcr p15, [all...]`
H A D	proc-v6.S	`41 mrc p15, 0, r0, c1, c0, 0 @ ctrl register 44 mcr p15, 0, r0, c1, c0, 0 @ disable caches 59 mrc p15, 0, r1, c1, c0, 0 @ ctrl register 61 mcr p15, 0, r1, c1, c0, 0 @ disable MMU 63 mcr p15, 0, r1, c7, c5, 4 @ ISB 77 mcr p15, 0, r1, c7, c10, 4 @ DWB - WFI may enter a low-power mode 78 mcr p15, 0, r1, c7, c0, 4 @ wait for interrupt 82 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry 104 mcr p15, 0, r2, c7, c5, 6 @ flush BTAC/BTB 105 mcr p15, [all...]`

Completed in 6 milliseconds

12 3 4 5 6 7 8