Home
last modified time | relevance | path

Searched refs:DISP_CC_MDSS_BYTE1_CLK (Results 1 - 25 of 27) sorted by relevance

12

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dqcom,dispcc-sdm845.h15 #define DISP_CC_MDSS_BYTE1_CLK 5 macro
H A Dqcom,dispcc-sm8150.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8250.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dqcom,dispcc-sm8150.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8250.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sdm845.h15 #define DISP_CC_MDSS_BYTE1_CLK 5 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dqcom,dispcc-sdm845.h15 #define DISP_CC_MDSS_BYTE1_CLK 5 macro
H A Dqcom,dispcc-sm8150.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8350.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8250.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sc8280xp.h21 #define DISP_CC_MDSS_BYTE1_CLK 11 macro
H A Dqcom,sm8550-dispcc.h18 #define DISP_CC_MDSS_BYTE1_CLK 8 macro
H A Dqcom,sm8450-dispcc.h17 #define DISP_CC_MDSS_BYTE1_CLK 7 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dqcom,dispcc-sm8150.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8350.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sm8250.h16 #define DISP_CC_MDSS_BYTE1_CLK 6 macro
H A Dqcom,dispcc-sdm845.h15 #define DISP_CC_MDSS_BYTE1_CLK 5 macro
H A Dqcom,dispcc-sc8280xp.h21 #define DISP_CC_MDSS_BYTE1_CLK 11 macro
H A Dqcom,sm8450-dispcc.h17 #define DISP_CC_MDSS_BYTE1_CLK 7 macro
H A Dqcom,sm8550-dispcc.h18 #define DISP_CC_MDSS_BYTE1_CLK 8 macro
/kernel/linux/linux-5.10/drivers/clk/qcom/
H A Ddispcc-sdm845.c786 [DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,
H A Ddispcc-sm8250.c975 [DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,
/kernel/linux/linux-6.6/drivers/clk/qcom/
H A Ddispcc-sdm845.c779 [DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,
H A Ddispcc-sc8280xp.c2890 [DISP_CC_MDSS_BYTE1_CLK] = &disp0_cc_mdss_byte1_clk.clkr,
2972 [DISP_CC_MDSS_BYTE1_CLK] = &disp1_cc_mdss_byte1_clk.clkr,
H A Ddispcc-sm8250.c1164 [DISP_CC_MDSS_BYTE1_CLK] = &disp_cc_mdss_byte1_clk.clkr,

Completed in 16 milliseconds

12