/kernel/linux/linux-5.10/drivers/clk/mediatek/ |
H A D | clk-mt6765-mm.c | 42 GATE_MM(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_ck", 10),
|
H A D | clk-mt8183-mm.c | 59 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
H A D | clk-mt8173-mm.c | 65 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
H A D | clk-mt6779-mm.c | 58 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
H A D | clk-mt6797-mm.c | 64 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 19),
|
H A D | clk-mt8167-mm.c | 63 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "smi_mm", 11),
|
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
H A D | mt8167-clk.h | 90 #define CLK_MM_DISP_RDMA0 11 macro
|
H A D | mt6797-clk.h | 234 #define CLK_MM_DISP_RDMA0 20 macro
|
/kernel/linux/linux-5.10/include/dt-bindings/clock/ |
H A D | mt8167-clk.h | 90 #define CLK_MM_DISP_RDMA0 11 macro
|
H A D | mt6797-clk.h | 234 #define CLK_MM_DISP_RDMA0 20 macro
|
/kernel/linux/linux-6.6/include/dt-bindings/clock/ |
H A D | mt8167-clk.h | 90 #define CLK_MM_DISP_RDMA0 11 macro
|
H A D | mediatek,mt6795-clk.h | 237 #define CLK_MM_DISP_RDMA0 18 macro
|
H A D | mt6797-clk.h | 234 #define CLK_MM_DISP_RDMA0 20 macro
|
/kernel/linux/linux-6.6/drivers/clk/mediatek/ |
H A D | clk-mt6765-mm.c | 36 GATE_MM(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_ck", 10),
|
H A D | clk-mt8167-mm.c | 49 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "smi_mm", 11),
|
H A D | clk-mt8186-mm.c | 36 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "top_disp", 3),
|
H A D | clk-mt6797-mm.c | 52 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 19),
|
H A D | clk-mt6795-mm.c | 51 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
H A D | clk-mt6779-mm.c | 59 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
H A D | clk-mt2712-mm.c | 62 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
H A D | clk-mt8173-mm.c | 54 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 18),
|
H A D | clk-mt8183-mm.c | 59 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "mm_sel", 23),
|
H A D | clk-mt8192-mm.c | 46 GATE_MM0(CLK_MM_DISP_RDMA0, "mm_disp_rdma0", "disp_sel", 3),
|
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
H A D | mt8167-clk.h | 90 #define CLK_MM_DISP_RDMA0 11 macro
|
H A D | mediatek,mt6795-clk.h | 237 #define CLK_MM_DISP_RDMA0 18 macro
|