Home
last modified time | relevance | path

Searched refs:NVIC_STIR_INTID_Pos (Results 1 - 9 of 9) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_cm4.h437 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
438 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_sc300.h364 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
365 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm3.h364 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
365 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm35p.h505 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
506 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm33.h505 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
506 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm7.h452 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
453 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_starmc1.h516 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
517 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm85.h536 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
537 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
H A Dcore_cm55.h515 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ macro
516 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */

Completed in 67 milliseconds