/kernel/linux/linux-6.6/drivers/gpu/drm/tidss/ |
H A D | tidss_dispc.c | 360 static void dispc_write(struct dispc_device *dispc, u16 reg, u32 val) in dispc_write() argument 362 iowrite32(val, dispc->base_common + reg); in dispc_write() 365 static u32 dispc_read(struct dispc_device *dispc, u16 reg) in dispc_read() argument 367 return ioread32(dispc->base_common + reg); in dispc_read() 371 void dispc_vid_write(struct dispc_device *dispc, u32 hw_plane, u16 reg, u32 val) in dispc_vid_write() argument 373 void __iomem *base = dispc->base_vid[hw_plane]; in dispc_vid_write() 378 static u32 dispc_vid_read(struct dispc_device *dispc, u32 hw_plane, u16 reg) in dispc_vid_read() argument 380 void __iomem *base = dispc->base_vid[hw_plane]; in dispc_vid_read() 385 static void dispc_ovr_write(struct dispc_device *dispc, u32 hw_videoport, in dispc_ovr_write() argument 388 void __iomem *base = dispc in dispc_ovr_write() 393 dispc_ovr_read(struct dispc_device *dispc, u32 hw_videoport, u16 reg) dispc_ovr_read() argument 400 dispc_vp_write(struct dispc_device *dispc, u32 hw_videoport, u16 reg, u32 val) dispc_vp_write() argument 408 dispc_vp_read(struct dispc_device *dispc, u32 hw_videoport, u16 reg) dispc_vp_read() argument 440 REG_GET(struct dispc_device *dispc, u32 idx, u32 start, u32 end) REG_GET() argument 445 REG_FLD_MOD(struct dispc_device *dispc, u32 idx, u32 val, u32 start, u32 end) REG_FLD_MOD() argument 452 VID_REG_GET(struct dispc_device *dispc, u32 hw_plane, u32 idx, u32 start, u32 end) VID_REG_GET() argument 458 VID_REG_FLD_MOD(struct dispc_device *dispc, u32 hw_plane, u32 idx, u32 val, u32 start, u32 end) VID_REG_FLD_MOD() argument 466 VP_REG_GET(struct dispc_device *dispc, u32 vp, u32 idx, u32 start, u32 end) VP_REG_GET() argument 472 VP_REG_FLD_MOD(struct dispc_device *dispc, u32 vp, u32 idx, u32 val, u32 start, u32 end) VP_REG_FLD_MOD() argument 480 OVR_REG_GET(struct dispc_device *dispc, u32 ovr, u32 idx, u32 start, u32 end) OVR_REG_GET() argument 486 OVR_REG_FLD_MOD(struct dispc_device *dispc, u32 ovr, u32 idx, u32 val, u32 start, u32 end) OVR_REG_FLD_MOD() argument 546 dispc_k2g_vp_read_irqstatus(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_read_irqstatus() argument 554 dispc_k2g_vp_write_irqstatus(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k2g_vp_write_irqstatus() argument 562 dispc_k2g_vid_read_irqstatus(struct dispc_device *dispc, u32 hw_plane) dispc_k2g_vid_read_irqstatus() argument 570 dispc_k2g_vid_write_irqstatus(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k2g_vid_write_irqstatus() argument 578 dispc_k2g_vp_read_irqenable(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_read_irqenable() argument 586 dispc_k2g_vp_set_irqenable(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k2g_vp_set_irqenable() argument 594 dispc_k2g_vid_read_irqenable(struct dispc_device *dispc, u32 hw_plane) dispc_k2g_vid_read_irqenable() argument 602 dispc_k2g_vid_set_irqenable(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k2g_vid_set_irqenable() argument 610 dispc_k2g_clear_irqstatus(struct dispc_device *dispc, dispc_irq_t mask) dispc_k2g_clear_irqstatus() argument 618 dispc_k2g_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_k2g_read_and_clear_irqstatus() argument 634 dispc_k2g_read_irqenable(struct dispc_device *dispc) dispc_k2g_read_irqenable() argument 645 dispc_k2g_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_k2g_set_irqenable() argument 661 dispc_k3_vp_read_irqstatus(struct dispc_device *dispc, u32 hw_videoport) dispc_k3_vp_read_irqstatus() argument 669 dispc_k3_vp_write_irqstatus(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k3_vp_write_irqstatus() argument 677 dispc_k3_vid_read_irqstatus(struct dispc_device *dispc, u32 hw_plane) dispc_k3_vid_read_irqstatus() argument 685 dispc_k3_vid_write_irqstatus(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k3_vid_write_irqstatus() argument 693 dispc_k3_vp_read_irqenable(struct dispc_device *dispc, u32 hw_videoport) dispc_k3_vp_read_irqenable() argument 701 dispc_k3_vp_set_irqenable(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k3_vp_set_irqenable() argument 709 dispc_k3_vid_read_irqenable(struct dispc_device *dispc, u32 hw_plane) dispc_k3_vid_read_irqenable() argument 717 dispc_k3_vid_set_irqenable(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k3_vid_set_irqenable() argument 726 dispc_k3_clear_irqstatus(struct dispc_device *dispc, dispc_irq_t clearmask) dispc_k3_clear_irqstatus() argument 753 dispc_k3_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_k3_read_and_clear_irqstatus() argument 769 dispc_k3_read_irqenable(struct dispc_device *dispc) dispc_k3_read_irqenable() argument 783 dispc_k3_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_k3_set_irqenable() argument 821 dispc_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_read_and_clear_irqstatus() argument 836 dispc_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_set_irqenable() argument 875 dispc_vp_find_bus_fmt(struct dispc_device *dispc, u32 hw_videoport, u32 bus_fmt, u32 bus_flags) dispc_vp_find_bus_fmt() argument 889 dispc_vp_bus_check(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_bus_check() argument 913 dispc_oldi_tx_power(struct dispc_device *dispc, bool power) dispc_oldi_tx_power() argument 932 dispc_set_num_datalines(struct dispc_device *dispc, u32 hw_videoport, int num_lines) dispc_set_num_datalines() argument 958 dispc_enable_oldi(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_bus_format *fmt) dispc_enable_oldi() argument 995 dispc_vp_prepare(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_prepare() argument 1014 dispc_vp_enable(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_enable() argument 1085 dispc_vp_disable(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_disable() argument 1090 dispc_vp_unprepare(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_unprepare() argument 1099 dispc_vp_go_busy(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_go_busy() argument 1104 dispc_vp_go(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_go() argument 1150 dispc_vp_set_default_color(struct dispc_device *dispc, u32 hw_videoport, u32 default_color) dispc_vp_set_default_color() argument 1163 dispc_vp_mode_valid(struct dispc_device *dispc, u32 hw_videoport, const struct drm_display_mode *mode) dispc_vp_mode_valid() argument 1237 dispc_vp_enable_clk(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_enable_clk() argument 1248 dispc_vp_disable_clk(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_disable_clk() argument 1265 dispc_vp_set_clk_rate(struct dispc_device *dispc, u32 hw_videoport, unsigned long rate) dispc_vp_set_clk_rate() argument 1292 dispc_k2g_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_k2g_ovr_set_plane() argument 1301 dispc_am65x_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_am65x_ovr_set_plane() argument 1313 dispc_j721e_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_j721e_ovr_set_plane() argument 1325 dispc_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_ovr_set_plane() argument 1348 dispc_ovr_enable_layer(struct dispc_device *dispc, u32 hw_videoport, u32 layer, bool enable) dispc_ovr_enable_layer() argument 1437 dispc_k2g_vid_write_csc(struct dispc_device *dispc, u32 hw_plane, const struct dispc_csc_coef *csc) dispc_k2g_vid_write_csc() argument 1460 dispc_k3_vid_write_csc(struct dispc_device *dispc, u32 hw_plane, const struct dispc_csc_coef *csc) dispc_k3_vid_write_csc() argument 1557 dispc_vid_csc_setup(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state) dispc_vid_csc_setup() argument 1575 dispc_vid_csc_enable(struct dispc_device *dispc, u32 hw_plane, bool enable) dispc_vid_csc_enable() argument 1595 dispc_vid_write_fir_coefs(struct dispc_device *dispc, u32 hw_plane, enum dispc_vid_fir_coef_set coef_set, const struct tidss_scale_coefs *coefs) dispc_vid_write_fir_coefs() argument 1664 dispc_vid_calc_scaling(struct dispc_device *dispc, const struct drm_plane_state *state, struct dispc_scaling_params *sp, bool lite_plane) dispc_vid_calc_scaling() argument 1828 dispc_vid_set_scaling(struct dispc_device *dispc, u32 hw_plane, struct dispc_scaling_params *sp, u32 fourcc) dispc_vid_set_scaling() argument 1928 dispc_plane_set_pixel_format(struct dispc_device *dispc, u32 hw_plane, u32 fourcc) dispc_plane_set_pixel_format() argument 1945 dispc_plane_formats(struct dispc_device *dispc, unsigned int *len) dispc_plane_formats() argument 1967 dispc_plane_check(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state, u32 hw_videoport) dispc_plane_check() argument 2038 dispc_plane_setup(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state, u32 hw_videoport) dispc_plane_setup() argument 2121 dispc_plane_enable(struct dispc_device *dispc, u32 hw_plane, bool enable) dispc_plane_enable() argument 2126 dispc_vid_get_fifo_size(struct dispc_device *dispc, u32 hw_plane) dispc_vid_get_fifo_size() argument 2131 dispc_vid_set_mflag_threshold(struct dispc_device *dispc, u32 hw_plane, u32 low, u32 high) dispc_vid_set_mflag_threshold() argument 2138 dispc_vid_set_buf_threshold(struct dispc_device *dispc, u32 hw_plane, u32 low, u32 high) dispc_vid_set_buf_threshold() argument 2145 dispc_k2g_plane_init(struct dispc_device *dispc) dispc_k2g_plane_init() argument 2195 dispc_k3_plane_init(struct dispc_device *dispc) dispc_k3_plane_init() argument 2246 dispc_plane_init(struct dispc_device *dispc) dispc_plane_init() argument 2262 dispc_vp_init(struct dispc_device *dispc) dispc_vp_init() argument 2273 dispc_initial_config(struct dispc_device *dispc) dispc_initial_config() argument 2287 dispc_k2g_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_write_gamma_table() argument 2309 dispc_am65x_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_am65x_vp_write_gamma_table() argument 2330 dispc_j721e_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_j721e_vp_write_gamma_table() argument 2352 dispc_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_write_gamma_table() argument 2377 dispc_vp_set_gamma(struct dispc_device *dispc, u32 hw_videoport, const struct drm_color_lut *lut, unsigned int length) dispc_vp_set_gamma() argument 2471 dispc_k2g_vp_write_csc(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_csc_coef *csc) dispc_k2g_vp_write_csc() argument 2488 dispc_k2g_vp_set_ctm(struct dispc_device *dispc, u32 hw_videoport, struct drm_color_ctm *ctm) dispc_k2g_vp_set_ctm() argument 2536 dispc_k3_vp_write_csc(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_csc_coef *csc) dispc_k3_vp_write_csc() argument 2554 dispc_k3_vp_set_ctm(struct dispc_device *dispc, u32 hw_videoport, struct drm_color_ctm *ctm) dispc_k3_vp_set_ctm() argument 2571 dispc_vp_set_color_mgmt(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state, bool newmodeset) dispc_vp_set_color_mgmt() argument 2599 dispc_vp_setup(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state, bool newmodeset) dispc_vp_setup() argument 2606 dispc_runtime_suspend(struct dispc_device *dispc) dispc_runtime_suspend() argument 2617 dispc_runtime_resume(struct dispc_device *dispc) dispc_runtime_resume() argument 2676 dispc_init_am65x_oldi_io_ctrl(struct device *dev, struct dispc_device *dispc) dispc_init_am65x_oldi_io_ctrl() argument 2692 dispc_init_errata(struct dispc_device *dispc) dispc_init_errata() argument 2705 dispc_softreset(struct dispc_device *dispc) dispc_softreset() argument 2727 dispc_init_hw(struct dispc_device *dispc) dispc_init_hw() argument 2774 struct dispc_device *dispc; dispc_init() local [all...] |
H A D | tidss_dispc.h | 94 void dispc_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask); 95 dispc_irq_t dispc_read_and_clear_irqstatus(struct dispc_device *dispc); 97 void dispc_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, 99 void dispc_ovr_enable_layer(struct dispc_device *dispc, 102 void dispc_vp_prepare(struct dispc_device *dispc, u32 hw_videoport, 104 void dispc_vp_enable(struct dispc_device *dispc, u32 hw_videoport, 106 void dispc_vp_disable(struct dispc_device *dispc, u32 hw_videoport); 107 void dispc_vp_unprepare(struct dispc_device *dispc, u32 hw_videoport); 108 bool dispc_vp_go_busy(struct dispc_device *dispc, u32 hw_videoport); 109 void dispc_vp_go(struct dispc_device *dispc, u3 [all...] |
H A D | tidss_crtc.c | 37 busy = dispc_vp_go_busy(tidss->dispc, tcrtc->hw_videoport); in tidss_crtc_finish_page_flip() 91 struct dispc_device *dispc = tidss->dispc; in tidss_crtc_atomic_check() local 104 ok = dispc_vp_mode_valid(dispc, hw_videoport, mode); in tidss_crtc_atomic_check() 111 return dispc_vp_bus_check(dispc, hw_videoport, crtc_state); in tidss_crtc_atomic_check() 152 dispc_ovr_set_plane(tidss->dispc, tplane->hw_plane_id, in tidss_crtc_position_planes() 157 dispc_ovr_enable_layer(tidss->dispc, tcrtc->hw_videoport, layer, in tidss_crtc_position_planes() 189 if (WARN_ON(dispc_vp_go_busy(tidss->dispc, tcrtc->hw_videoport))) in tidss_crtc_atomic_flush() 197 dispc_vp_setup(tidss->dispc, tcrtc->hw_videoport, crtc->state, false); in tidss_crtc_atomic_flush() 205 dispc_vp_go(tidss->dispc, tcrt in tidss_crtc_atomic_flush() [all...] |
H A D | tidss_irq.c | 18 /* call with wait_lock and dispc runtime held */ 23 dispc_set_irqenable(tidss->dispc, tidss->irq_mask); in tidss_irq_update() 63 irqstatus = dispc_read_and_clear_irqstatus(tidss->dispc); in tidss_irq_handler() 104 dispc_set_irqenable(tidss->dispc, 0); in tidss_irq_preinstall() 105 dispc_read_and_clear_irqstatus(tidss->dispc); in tidss_irq_preinstall() 160 dispc_set_irqenable(tidss->dispc, 0); in tidss_irq_uninstall()
|
H A D | tidss_drv.c | 56 return dispc_runtime_suspend(tidss->dispc); in tidss_pm_runtime_suspend() 66 r = dispc_runtime_resume(tidss->dispc); in tidss_pm_runtime_resume() 141 dev_err(dev, "failed to initialize dispc: %d\n", ret); in tidss_probe() 149 dispc_runtime_resume(tidss->dispc); in tidss_probe() 193 dispc_runtime_suspend(tidss->dispc); in tidss_probe() 216 dispc_runtime_suspend(tidss->dispc); in tidss_remove() 220 /* devm allocated dispc goes away with the dev so mark it NULL */ in tidss_remove()
|
H A D | tidss_plane.c | 100 ret = dispc_plane_check(tidss->dispc, hw_plane, new_plane_state, in tidss_plane_atomic_check() 121 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, false); in tidss_plane_atomic_update() 127 dispc_plane_setup(tidss->dispc, tplane->hw_plane_id, new_state, hw_videoport); in tidss_plane_atomic_update() 139 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, true); in tidss_plane_atomic_enable() 151 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, false); in tidss_plane_atomic_disable()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/dss/ |
H A D | dispc.c | 37 #include "dispc.h" 50 #define REG_GET(dispc, idx, start, end) \ 51 FLD_GET(dispc_read_reg(dispc, idx), start, end) 53 #define REG_FLD_MOD(dispc, idx, val, start, end) \ 54 dispc_write_reg(dispc, idx, \ 55 FLD_MOD(dispc_read_reg(dispc, idx), val, start, end)) 100 int (*calc_scaling)(struct dispc_device *dispc, 342 static unsigned long dispc_fclk_rate(struct dispc_device *dispc); 343 static unsigned long dispc_core_clk_rate(struct dispc_device *dispc); 344 static unsigned long dispc_mgr_lclk_rate(struct dispc_device *dispc, 356 dispc_write_reg(struct dispc_device *dispc, u16 idx, u32 val) dispc_write_reg() argument 361 dispc_read_reg(struct dispc_device *dispc, u16 idx) dispc_read_reg() argument 366 mgr_fld_read(struct dispc_device *dispc, enum omap_channel channel, enum mgr_reg_fields regfld) mgr_fld_read() argument 374 mgr_fld_write(struct dispc_device *dispc, enum omap_channel channel, enum mgr_reg_fields regfld, int val) mgr_fld_write() argument 382 dispc_get_num_ovls(struct dispc_device *dispc) dispc_get_num_ovls() argument 387 dispc_get_num_mgrs(struct dispc_device *dispc) dispc_get_num_mgrs() argument 392 dispc_get_reg_field(struct dispc_device *dispc, enum dispc_feat_reg_field id, u8 *start, u8 *end) dispc_get_reg_field() argument 402 dispc_has_feature(struct dispc_device *dispc, enum dispc_feature_id id) dispc_has_feature() argument 420 dispc_save_context(struct dispc_device *dispc) dispc_save_context() argument 527 dispc_restore_context(struct dispc_device *dispc) dispc_restore_context() argument 649 dispc_runtime_get(struct dispc_device *dispc) dispc_runtime_get() argument 660 dispc_runtime_put(struct dispc_device *dispc) dispc_runtime_put() argument 670 dispc_mgr_get_vsync_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_vsync_irq() argument 676 dispc_mgr_get_framedone_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_framedone_irq() argument 685 dispc_mgr_get_sync_lost_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_sync_lost_irq() argument 691 dispc_wb_get_framedone_irq(struct dispc_device *dispc) dispc_wb_get_framedone_irq() argument 696 dispc_mgr_enable(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable() argument 704 dispc_mgr_is_enabled(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_is_enabled() argument 710 dispc_mgr_go_busy(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_go_busy() argument 716 dispc_mgr_go(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_go() argument 726 dispc_wb_go_busy(struct dispc_device *dispc) dispc_wb_go_busy() argument 731 dispc_wb_go(struct dispc_device *dispc) dispc_wb_go() argument 750 dispc_ovl_write_firh_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firh_reg() argument 757 dispc_ovl_write_firhv_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firhv_reg() argument 764 dispc_ovl_write_firv_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firv_reg() argument 771 dispc_ovl_write_firh2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firh2_reg() argument 780 dispc_ovl_write_firhv2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firhv2_reg() argument 789 dispc_ovl_write_firv2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firv2_reg() argument 798 dispc_ovl_set_scale_coef(struct dispc_device *dispc, enum omap_plane_id plane, int fir_hinc, int fir_vinc, int five_taps, enum omap_color_component color_comp) dispc_ovl_set_scale_coef() argument 860 dispc_ovl_write_color_conv_coef(struct dispc_device *dispc, enum omap_plane_id plane, const struct csc_coef_yuv2rgb *ct) dispc_ovl_write_color_conv_coef() argument 877 dispc_wb_write_color_conv_coef(struct dispc_device *dispc, const struct csc_coef_rgb2yuv *ct) dispc_wb_write_color_conv_coef() argument 895 dispc_setup_color_conv_coef(struct dispc_device *dispc) dispc_setup_color_conv_coef() argument 923 dispc_ovl_set_ba0(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba0() argument 929 dispc_ovl_set_ba1(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba1() argument 935 dispc_ovl_set_ba0_uv(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba0_uv() argument 941 dispc_ovl_set_ba1_uv(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba1_uv() argument 947 dispc_ovl_set_pos(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, int x, int y) dispc_ovl_set_pos() argument 961 dispc_ovl_set_input_size(struct dispc_device *dispc, enum omap_plane_id plane, int width, int height) dispc_ovl_set_input_size() argument 973 dispc_ovl_set_output_size(struct dispc_device *dispc, enum omap_plane_id plane, int width, int height) dispc_ovl_set_output_size() argument 989 dispc_ovl_set_zorder(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u8 zorder) dispc_ovl_set_zorder() argument 999 dispc_ovl_enable_zorder_planes(struct dispc_device *dispc) dispc_ovl_enable_zorder_planes() argument 1010 dispc_ovl_set_pre_mult_alpha(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, bool enable) dispc_ovl_set_pre_mult_alpha() argument 1021 dispc_ovl_setup_global_alpha(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u8 global_alpha) dispc_ovl_setup_global_alpha() argument 1036 dispc_ovl_set_pix_inc(struct dispc_device *dispc, enum omap_plane_id plane, s32 inc) dispc_ovl_set_pix_inc() argument 1042 dispc_ovl_set_row_inc(struct dispc_device *dispc, enum omap_plane_id plane, s32 inc) dispc_ovl_set_row_inc() argument 1048 dispc_ovl_set_color_mode(struct dispc_device *dispc, enum omap_plane_id plane, u32 fourcc) dispc_ovl_set_color_mode() argument 1121 dispc_ovl_configure_burst_type(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_dss_rotation_type rotation) dispc_ovl_configure_burst_type() argument 1134 dispc_ovl_set_channel_out(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_channel channel) dispc_ovl_set_channel_out() argument 1197 dispc_ovl_get_channel_out(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_channel_out() argument 1238 dispc_ovl_set_burst_size(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_burst_size burst_size) dispc_ovl_set_burst_size() argument 1250 dispc_configure_burst_sizes(struct dispc_device *dispc) dispc_configure_burst_sizes() argument 1262 dispc_ovl_get_burst_size(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_burst_size() argument 1269 dispc_ovl_color_mode_supported(struct dispc_device *dispc, enum omap_plane_id plane, u32 fourcc) dispc_ovl_color_mode_supported() argument 1285 dispc_ovl_get_color_modes(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_color_modes() argument 1291 dispc_mgr_enable_cpr(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_cpr() argument 1300 dispc_mgr_set_cpr_coef(struct dispc_device *dispc, enum omap_channel channel, const struct omap_dss_cpr_coefs *coefs) dispc_mgr_set_cpr_coef() argument 1321 dispc_ovl_set_vid_color_conv(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_set_vid_color_conv() argument 1333 dispc_ovl_enable_replication(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, bool enable) dispc_ovl_enable_replication() argument 1348 dispc_mgr_set_size(struct dispc_device *dispc, enum omap_channel channel, u16 width, u16 height) dispc_mgr_set_size() argument 1359 dispc_init_fifos(struct dispc_device *dispc) dispc_init_fifos() argument 1434 dispc_ovl_get_fifo_size(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_fifo_size() argument 1448 dispc_ovl_set_fifo_threshold(struct dispc_device *dispc, enum omap_plane_id plane, u32 low, u32 high) dispc_ovl_set_fifo_threshold() argument 1491 dispc_enable_fifomerge(struct dispc_device *dispc, bool enable) dispc_enable_fifomerge() argument 1502 dispc_ovl_compute_fifo_thresholds(struct dispc_device *dispc, enum omap_plane_id plane, u32 *fifo_low, u32 *fifo_high, bool use_fifomerge, bool manual_update) dispc_ovl_compute_fifo_thresholds() argument 1549 dispc_ovl_set_mflag(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_set_mflag() argument 1562 dispc_ovl_set_mflag_threshold(struct dispc_device *dispc, enum omap_plane_id plane, int low, int high) dispc_ovl_set_mflag_threshold() argument 1570 dispc_init_mflag(struct dispc_device *dispc) dispc_init_mflag() argument 1627 dispc_ovl_set_fir(struct dispc_device *dispc, enum omap_plane_id plane, int hinc, int vinc, enum omap_color_component color_comp) dispc_ovl_set_fir() argument 1651 dispc_ovl_set_vid_accu0(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu0() argument 1669 dispc_ovl_set_vid_accu1(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu1() argument 1687 dispc_ovl_set_vid_accu2_0(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu2_0() argument 1697 dispc_ovl_set_vid_accu2_1(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu2_1() argument 1707 dispc_ovl_set_scale_param(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool five_taps, u8 rotation, enum omap_color_component color_comp) dispc_ovl_set_scale_param() argument 1724 dispc_ovl_set_accu_uv(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, u32 fourcc, u8 rotation) dispc_ovl_set_accu_uv() argument 1813 dispc_ovl_set_scaling_common(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling_common() argument 1868 dispc_ovl_set_scaling_uv(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling_uv() argument 1951 dispc_ovl_set_scaling(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling() argument 1970 dispc_ovl_set_rotation_attrs(struct dispc_device *dispc, enum omap_plane_id plane, u8 rotation, enum omap_dss_rotation_type rotation_type, u32 fourcc) dispc_ovl_set_rotation_attrs() argument 2277 dispc_ovl_calc_scaling_24xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_24xx() argument 2326 dispc_ovl_calc_scaling_34xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_34xx() argument 2414 dispc_ovl_calc_scaling_44xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_44xx() argument 2481 dispc_ovl_calc_scaling(struct dispc_device *dispc, enum omap_plane_id plane, unsigned long pclk, unsigned long lclk, enum omap_overlay_caps caps, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, u16 pos_x, enum omap_dss_rotation_type rotation_type, bool mem_to_mem) dispc_ovl_calc_scaling() argument 2590 dispc_ovl_setup_common(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u32 paddr, u32 p_uv_addr, u16 screen_width, int pos_x, int pos_y, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, u8 rotation, u8 zorder, u8 pre_mult_alpha, u8 global_alpha, enum omap_dss_rotation_type rotation_type, bool replication, const struct videomode *vm, bool mem_to_mem) dispc_ovl_setup_common() argument 2764 dispc_ovl_setup(struct dispc_device *dispc, enum omap_plane_id plane, const struct omap_overlay_info *oi, const struct videomode *vm, bool mem_to_mem, enum omap_channel channel) dispc_ovl_setup() argument 2791 dispc_wb_setup(struct dispc_device *dispc, const struct omap_dss_writeback_info *wi, bool mem_to_mem, const struct videomode *vm, enum dss_writeback_channel channel_in) dispc_wb_setup() argument 2874 dispc_has_writeback(struct dispc_device *dispc) dispc_has_writeback() argument 2879 dispc_ovl_enable(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_enable() argument 2889 dispc_lcd_enable_signal_polarity(struct dispc_device *dispc, bool act_high) dispc_lcd_enable_signal_polarity() argument 2898 dispc_lcd_enable_signal(struct dispc_device *dispc, bool enable) dispc_lcd_enable_signal() argument 2906 dispc_pck_free_enable(struct dispc_device *dispc, bool enable) dispc_pck_free_enable() argument 2914 dispc_mgr_enable_fifohandcheck(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_fifohandcheck() argument 2922 dispc_mgr_set_lcd_type_tft(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_set_lcd_type_tft() argument 2928 dispc_set_loadmode(struct dispc_device *dispc, enum omap_dss_load_mode mode) dispc_set_loadmode() argument 2935 dispc_mgr_set_default_color(struct dispc_device *dispc, enum omap_channel channel, u32 color) dispc_mgr_set_default_color() argument 2941 dispc_mgr_set_trans_key(struct dispc_device *dispc, enum omap_channel ch, enum omap_dss_trans_key_type type, u32 trans_key) dispc_mgr_set_trans_key() argument 2951 dispc_mgr_enable_trans_key(struct dispc_device *dispc, enum omap_channel ch, bool enable) dispc_mgr_enable_trans_key() argument 2957 dispc_mgr_enable_alpha_fixed_zorder(struct dispc_device *dispc, enum omap_channel ch, bool enable) dispc_mgr_enable_alpha_fixed_zorder() argument 2970 dispc_mgr_setup(struct dispc_device *dispc, enum omap_channel channel, const struct omap_overlay_manager_info *info) dispc_mgr_setup() argument 2986 dispc_mgr_set_tft_data_lines(struct dispc_device *dispc, enum omap_channel channel, u8 data_lines) dispc_mgr_set_tft_data_lines() argument 3013 dispc_mgr_set_io_pad_mode(struct dispc_device *dispc, enum dss_io_pad_mode mode) dispc_mgr_set_io_pad_mode() argument 3043 dispc_mgr_enable_stallmode(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_stallmode() argument 3049 dispc_mgr_set_lcd_config(struct dispc_device *dispc, enum omap_channel channel, const struct dss_lcd_mgr_config *config) dispc_mgr_set_lcd_config() argument 3067 _dispc_mgr_size_ok(struct dispc_device *dispc, u16 width, u16 height) _dispc_mgr_size_ok() argument 3074 _dispc_lcd_timings_ok(struct dispc_device *dispc, int hsync_len, int hfp, int hbp, int vsw, int vfp, int vbp) _dispc_lcd_timings_ok() argument 3088 _dispc_mgr_pclk_ok(struct dispc_device *dispc, enum omap_channel channel, unsigned long pclk) _dispc_mgr_pclk_ok() argument 3098 dispc_mgr_check_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) dispc_mgr_check_timings() argument 3123 _dispc_mgr_set_lcd_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) _dispc_mgr_set_lcd_timings() argument 3191 dispc_mgr_set_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) dispc_mgr_set_timings() argument 3240 dispc_mgr_set_lcd_divisor(struct dispc_device *dispc, enum omap_channel channel, u16 lck_div, u16 pck_div) dispc_mgr_set_lcd_divisor() argument 3255 dispc_mgr_get_lcd_divisor(struct dispc_device *dispc, enum omap_channel channel, int *lck_div, int *pck_div) dispc_mgr_get_lcd_divisor() argument 3265 dispc_fclk_rate(struct dispc_device *dispc) dispc_fclk_rate() argument 3287 dispc_mgr_lclk_rate(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_lclk_rate() argument 3317 dispc_mgr_pclk_rate(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_pclk_rate() argument 3338 dispc_set_tv_pclk(struct dispc_device *dispc, unsigned long pclk) dispc_set_tv_pclk() argument 3343 dispc_core_clk_rate(struct dispc_device *dispc) dispc_core_clk_rate() argument 3348 dispc_plane_pclk_rate(struct dispc_device *dispc, enum omap_plane_id plane) dispc_plane_pclk_rate() argument 3361 dispc_plane_lclk_rate(struct dispc_device *dispc, enum omap_plane_id plane) dispc_plane_lclk_rate() argument 3374 dispc_dump_clocks_channel(struct dispc_device *dispc, struct seq_file *s, enum omap_channel channel) dispc_dump_clocks_channel() argument 3396 dispc_dump_clocks(struct dispc_device *dispc, struct seq_file *s) dispc_dump_clocks() argument 3434 struct dispc_device *dispc = s->private; dispc_dump_regs() local 3632 dispc_calc_clock_rates(struct dispc_device *dispc, unsigned long dispc_fclk_rate, struct dispc_clock_info *cinfo) dispc_calc_clock_rates() argument 3647 dispc_div_calc(struct dispc_device *dispc, unsigned long dispc_freq, unsigned long pck_min, unsigned long pck_max, dispc_div_calc_func func, void *data) dispc_div_calc() argument 3707 dispc_mgr_set_clock_div(struct dispc_device *dispc, enum omap_channel channel, const struct dispc_clock_info *cinfo) dispc_mgr_set_clock_div() argument 3718 dispc_mgr_get_clock_div(struct dispc_device *dispc, enum omap_channel channel, struct dispc_clock_info *cinfo) dispc_mgr_get_clock_div() argument 3735 dispc_read_irqstatus(struct dispc_device *dispc) dispc_read_irqstatus() argument 3740 dispc_clear_irqstatus(struct dispc_device *dispc, u32 mask) dispc_clear_irqstatus() argument 3745 dispc_write_irqenable(struct dispc_device *dispc, u32 mask) dispc_write_irqenable() argument 3758 dispc_enable_sidle(struct dispc_device *dispc) dispc_enable_sidle() argument 3764 dispc_disable_sidle(struct dispc_device *dispc) dispc_disable_sidle() argument 3769 dispc_mgr_gamma_size(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_gamma_size() argument 3780 dispc_mgr_write_gamma_table(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_write_gamma_table() argument 3801 dispc_restore_gamma_tables(struct dispc_device *dispc) dispc_restore_gamma_tables() argument 3824 dispc_mgr_set_gamma(struct dispc_device *dispc, enum omap_channel channel, const struct drm_color_lut *lut, unsigned int length) dispc_mgr_set_gamma() argument 3872 dispc_init_gamma_tables(struct dispc_device *dispc) dispc_init_gamma_tables() argument 3903 _omap_dispc_initial_config(struct dispc_device *dispc) _omap_dispc_initial_config() argument 4474 struct dispc_device *dispc = arg; dispc_irq_handler() local 4482 dispc_request_irq(struct dispc_device *dispc, irq_handler_t handler, void *dev_id) dispc_request_irq() argument 4506 dispc_free_irq(struct dispc_device *dispc, void *dev_id) dispc_free_irq() argument 4514 dispc_get_memory_bandwidth_limit(struct dispc_device *dispc) dispc_get_memory_bandwidth_limit() argument 4596 dispc_errata_i734_wa_init(struct dispc_device *dispc) dispc_errata_i734_wa_init() argument 4615 dispc_errata_i734_wa_fini(struct dispc_device *dispc) dispc_errata_i734_wa_fini() argument 4624 dispc_errata_i734_wa(struct dispc_device *dispc) dispc_errata_i734_wa() argument 4749 struct dispc_device *dispc; dispc_bind() local 4842 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_unbind() local 4875 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_runtime_suspend() local 4890 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_runtime_resume() local [all...] |
H A D | omapdss.h | 523 /* dispc ops */ 526 u32 (*read_irqstatus)(struct dispc_device *dispc); 527 void (*clear_irqstatus)(struct dispc_device *dispc, u32 mask); 528 void (*write_irqenable)(struct dispc_device *dispc, u32 mask); 530 int (*request_irq)(struct dispc_device *dispc, irq_handler_t handler, 532 void (*free_irq)(struct dispc_device *dispc, void *dev_id); 534 int (*runtime_get)(struct dispc_device *dispc); 535 void (*runtime_put)(struct dispc_device *dispc); 537 int (*get_num_ovls)(struct dispc_device *dispc); 538 int (*get_num_mgrs)(struct dispc_device *dispc); [all...] |
H A D | dss.h | 259 struct dispc_device *dispc; member 391 void dispc_dump_clocks(struct dispc_device *dispc, struct seq_file *s); 393 int dispc_runtime_get(struct dispc_device *dispc); 394 void dispc_runtime_put(struct dispc_device *dispc); 396 void dispc_enable_sidle(struct dispc_device *dispc); 397 void dispc_disable_sidle(struct dispc_device *dispc); 399 void dispc_lcd_enable_signal(struct dispc_device *dispc, bool enable); 400 void dispc_pck_free_enable(struct dispc_device *dispc, bool enable); 401 void dispc_enable_fifomerge(struct dispc_device *dispc, bool enable); 405 bool dispc_div_calc(struct dispc_device *dispc, unsigne [all...] |
/kernel/linux/linux-6.6/drivers/gpu/drm/omapdrm/dss/ |
H A D | dispc.c | 37 #include "dispc.h" 50 #define REG_GET(dispc, idx, start, end) \ 51 FLD_GET(dispc_read_reg(dispc, idx), start, end) 53 #define REG_FLD_MOD(dispc, idx, val, start, end) \ 54 dispc_write_reg(dispc, idx, \ 55 FLD_MOD(dispc_read_reg(dispc, idx), val, start, end)) 102 int (*calc_scaling)(struct dispc_device *dispc, 344 static unsigned long dispc_fclk_rate(struct dispc_device *dispc); 345 static unsigned long dispc_core_clk_rate(struct dispc_device *dispc); 346 static unsigned long dispc_mgr_lclk_rate(struct dispc_device *dispc, 356 dispc_write_reg(struct dispc_device *dispc, u16 idx, u32 val) dispc_write_reg() argument 361 dispc_read_reg(struct dispc_device *dispc, u16 idx) dispc_read_reg() argument 366 mgr_fld_read(struct dispc_device *dispc, enum omap_channel channel, enum mgr_reg_fields regfld) mgr_fld_read() argument 374 mgr_fld_write(struct dispc_device *dispc, enum omap_channel channel, enum mgr_reg_fields regfld, int val) mgr_fld_write() argument 382 dispc_get_num_ovls(struct dispc_device *dispc) dispc_get_num_ovls() argument 387 dispc_get_num_mgrs(struct dispc_device *dispc) dispc_get_num_mgrs() argument 392 dispc_get_reg_field(struct dispc_device *dispc, enum dispc_feat_reg_field id, u8 *start, u8 *end) dispc_get_reg_field() argument 402 dispc_has_feature(struct dispc_device *dispc, enum dispc_feature_id id) dispc_has_feature() argument 420 dispc_save_context(struct dispc_device *dispc) dispc_save_context() argument 527 dispc_restore_context(struct dispc_device *dispc) dispc_restore_context() argument 649 dispc_runtime_get(struct dispc_device *dispc) dispc_runtime_get() argument 663 dispc_runtime_put(struct dispc_device *dispc) dispc_runtime_put() argument 673 dispc_mgr_get_vsync_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_vsync_irq() argument 679 dispc_mgr_get_framedone_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_framedone_irq() argument 688 dispc_mgr_get_sync_lost_irq(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_get_sync_lost_irq() argument 694 dispc_wb_get_framedone_irq(struct dispc_device *dispc) dispc_wb_get_framedone_irq() argument 699 dispc_mgr_enable(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable() argument 707 dispc_mgr_is_enabled(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_is_enabled() argument 713 dispc_mgr_go_busy(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_go_busy() argument 719 dispc_mgr_go(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_go() argument 729 dispc_wb_go_busy(struct dispc_device *dispc) dispc_wb_go_busy() argument 734 dispc_wb_go(struct dispc_device *dispc) dispc_wb_go() argument 753 dispc_ovl_write_firh_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firh_reg() argument 760 dispc_ovl_write_firhv_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firhv_reg() argument 767 dispc_ovl_write_firv_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firv_reg() argument 774 dispc_ovl_write_firh2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firh2_reg() argument 783 dispc_ovl_write_firhv2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firhv2_reg() argument 792 dispc_ovl_write_firv2_reg(struct dispc_device *dispc, enum omap_plane_id plane, int reg, u32 value) dispc_ovl_write_firv2_reg() argument 801 dispc_ovl_set_scale_coef(struct dispc_device *dispc, enum omap_plane_id plane, int fir_hinc, int fir_vinc, int five_taps, enum omap_color_component color_comp) dispc_ovl_set_scale_coef() argument 858 dispc_ovl_write_color_conv_coef(struct dispc_device *dispc, enum omap_plane_id plane, const struct csc_coef_yuv2rgb *ct) dispc_ovl_write_color_conv_coef() argument 907 dispc_ovl_set_csc(struct dispc_device *dispc, enum omap_plane_id plane, enum drm_color_encoding color_encoding, enum drm_color_range color_range) dispc_ovl_set_csc() argument 933 dispc_ovl_set_ba0(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba0() argument 939 dispc_ovl_set_ba1(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba1() argument 945 dispc_ovl_set_ba0_uv(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba0_uv() argument 951 dispc_ovl_set_ba1_uv(struct dispc_device *dispc, enum omap_plane_id plane, u32 paddr) dispc_ovl_set_ba1_uv() argument 957 dispc_ovl_set_pos(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, int x, int y) dispc_ovl_set_pos() argument 971 dispc_ovl_set_input_size(struct dispc_device *dispc, enum omap_plane_id plane, int width, int height) dispc_ovl_set_input_size() argument 983 dispc_ovl_set_output_size(struct dispc_device *dispc, enum omap_plane_id plane, int width, int height) dispc_ovl_set_output_size() argument 999 dispc_ovl_set_zorder(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u8 zorder) dispc_ovl_set_zorder() argument 1009 dispc_ovl_enable_zorder_planes(struct dispc_device *dispc) dispc_ovl_enable_zorder_planes() argument 1020 dispc_ovl_set_pre_mult_alpha(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, bool enable) dispc_ovl_set_pre_mult_alpha() argument 1031 dispc_ovl_setup_global_alpha(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u8 global_alpha) dispc_ovl_setup_global_alpha() argument 1046 dispc_ovl_set_pix_inc(struct dispc_device *dispc, enum omap_plane_id plane, s32 inc) dispc_ovl_set_pix_inc() argument 1052 dispc_ovl_set_row_inc(struct dispc_device *dispc, enum omap_plane_id plane, s32 inc) dispc_ovl_set_row_inc() argument 1058 dispc_ovl_set_color_mode(struct dispc_device *dispc, enum omap_plane_id plane, u32 fourcc) dispc_ovl_set_color_mode() argument 1131 dispc_ovl_configure_burst_type(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_dss_rotation_type rotation) dispc_ovl_configure_burst_type() argument 1144 dispc_ovl_set_channel_out(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_channel channel) dispc_ovl_set_channel_out() argument 1207 dispc_ovl_get_channel_out(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_channel_out() argument 1248 dispc_ovl_set_burst_size(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_burst_size burst_size) dispc_ovl_set_burst_size() argument 1260 dispc_configure_burst_sizes(struct dispc_device *dispc) dispc_configure_burst_sizes() argument 1272 dispc_ovl_get_burst_size(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_burst_size() argument 1279 dispc_ovl_color_mode_supported(struct dispc_device *dispc, enum omap_plane_id plane, u32 fourcc) dispc_ovl_color_mode_supported() argument 1295 dispc_ovl_get_color_modes(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_color_modes() argument 1301 dispc_mgr_enable_cpr(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_cpr() argument 1310 dispc_mgr_set_cpr_coef(struct dispc_device *dispc, enum omap_channel channel, const struct omap_dss_cpr_coefs *coefs) dispc_mgr_set_cpr_coef() argument 1331 dispc_ovl_set_vid_color_conv(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_set_vid_color_conv() argument 1343 dispc_ovl_enable_replication(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, bool enable) dispc_ovl_enable_replication() argument 1358 dispc_mgr_set_size(struct dispc_device *dispc, enum omap_channel channel, u16 width, u16 height) dispc_mgr_set_size() argument 1369 dispc_init_fifos(struct dispc_device *dispc) dispc_init_fifos() argument 1444 dispc_ovl_get_fifo_size(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_fifo_size() argument 1458 dispc_ovl_set_fifo_threshold(struct dispc_device *dispc, enum omap_plane_id plane, u32 low, u32 high) dispc_ovl_set_fifo_threshold() argument 1501 dispc_enable_fifomerge(struct dispc_device *dispc, bool enable) dispc_enable_fifomerge() argument 1512 dispc_ovl_compute_fifo_thresholds(struct dispc_device *dispc, enum omap_plane_id plane, u32 *fifo_low, u32 *fifo_high, bool use_fifomerge, bool manual_update) dispc_ovl_compute_fifo_thresholds() argument 1559 dispc_ovl_set_mflag(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_set_mflag() argument 1572 dispc_ovl_set_mflag_threshold(struct dispc_device *dispc, enum omap_plane_id plane, int low, int high) dispc_ovl_set_mflag_threshold() argument 1580 dispc_init_mflag(struct dispc_device *dispc) dispc_init_mflag() argument 1637 dispc_ovl_set_fir(struct dispc_device *dispc, enum omap_plane_id plane, int hinc, int vinc, enum omap_color_component color_comp) dispc_ovl_set_fir() argument 1661 dispc_ovl_set_vid_accu0(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu0() argument 1679 dispc_ovl_set_vid_accu1(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu1() argument 1697 dispc_ovl_set_vid_accu2_0(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu2_0() argument 1707 dispc_ovl_set_vid_accu2_1(struct dispc_device *dispc, enum omap_plane_id plane, int haccu, int vaccu) dispc_ovl_set_vid_accu2_1() argument 1717 dispc_ovl_set_scale_param(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool five_taps, u8 rotation, enum omap_color_component color_comp) dispc_ovl_set_scale_param() argument 1734 dispc_ovl_set_accu_uv(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, u32 fourcc, u8 rotation) dispc_ovl_set_accu_uv() argument 1823 dispc_ovl_set_scaling_common(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling_common() argument 1878 dispc_ovl_set_scaling_uv(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling_uv() argument 1961 dispc_ovl_set_scaling(struct dispc_device *dispc, enum omap_plane_id plane, u16 orig_width, u16 orig_height, u16 out_width, u16 out_height, bool ilace, bool five_taps, bool fieldmode, u32 fourcc, u8 rotation) dispc_ovl_set_scaling() argument 1980 dispc_ovl_set_rotation_attrs(struct dispc_device *dispc, enum omap_plane_id plane, u8 rotation, enum omap_dss_rotation_type rotation_type, u32 fourcc) dispc_ovl_set_rotation_attrs() argument 2286 dispc_ovl_calc_scaling_24xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_24xx() argument 2335 dispc_ovl_calc_scaling_34xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_34xx() argument 2423 dispc_ovl_calc_scaling_44xx(struct dispc_device *dispc, unsigned long pclk, unsigned long lclk, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, int *decim_x, int *decim_y, u16 pos_x, unsigned long *core_clk, bool mem_to_mem) dispc_ovl_calc_scaling_44xx() argument 2487 dispc_ovl_get_caps(struct dispc_device *dispc, enum omap_plane_id plane) dispc_ovl_get_caps() argument 2495 dispc_ovl_calc_scaling(struct dispc_device *dispc, enum omap_plane_id plane, unsigned long pclk, unsigned long lclk, enum omap_overlay_caps caps, const struct videomode *vm, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, bool *five_taps, int *x_predecim, int *y_predecim, u16 pos_x, enum omap_dss_rotation_type rotation_type, bool mem_to_mem) dispc_ovl_calc_scaling() argument 2604 dispc_ovl_get_max_size(struct dispc_device *dispc, u16 *width, u16 *height) dispc_ovl_get_max_size() argument 2610 dispc_ovl_setup_common(struct dispc_device *dispc, enum omap_plane_id plane, enum omap_overlay_caps caps, u32 paddr, u32 p_uv_addr, u16 screen_width, int pos_x, int pos_y, u16 width, u16 height, u16 out_width, u16 out_height, u32 fourcc, u8 rotation, u8 zorder, u8 pre_mult_alpha, u8 global_alpha, enum omap_dss_rotation_type rotation_type, bool replication, const struct videomode *vm, bool mem_to_mem, enum drm_color_encoding color_encoding, enum drm_color_range color_range) dispc_ovl_setup_common() argument 2789 dispc_ovl_setup(struct dispc_device *dispc, enum omap_plane_id plane, const struct omap_overlay_info *oi, const struct videomode *vm, bool mem_to_mem, enum omap_channel channel) dispc_ovl_setup() argument 2817 dispc_wb_setup(struct dispc_device *dispc, const struct omap_dss_writeback_info *wi, bool mem_to_mem, const struct videomode *vm, enum dss_writeback_channel channel_in) dispc_wb_setup() argument 2901 dispc_has_writeback(struct dispc_device *dispc) dispc_has_writeback() argument 2906 dispc_ovl_enable(struct dispc_device *dispc, enum omap_plane_id plane, bool enable) dispc_ovl_enable() argument 2916 dispc_lcd_enable_signal_polarity(struct dispc_device *dispc, bool act_high) dispc_lcd_enable_signal_polarity() argument 2925 dispc_lcd_enable_signal(struct dispc_device *dispc, bool enable) dispc_lcd_enable_signal() argument 2933 dispc_pck_free_enable(struct dispc_device *dispc, bool enable) dispc_pck_free_enable() argument 2941 dispc_mgr_enable_fifohandcheck(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_fifohandcheck() argument 2949 dispc_mgr_set_lcd_type_tft(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_set_lcd_type_tft() argument 2955 dispc_set_loadmode(struct dispc_device *dispc, enum omap_dss_load_mode mode) dispc_set_loadmode() argument 2962 dispc_mgr_set_default_color(struct dispc_device *dispc, enum omap_channel channel, u32 color) dispc_mgr_set_default_color() argument 2968 dispc_mgr_set_trans_key(struct dispc_device *dispc, enum omap_channel ch, enum omap_dss_trans_key_type type, u32 trans_key) dispc_mgr_set_trans_key() argument 2978 dispc_mgr_enable_trans_key(struct dispc_device *dispc, enum omap_channel ch, bool enable) dispc_mgr_enable_trans_key() argument 2984 dispc_mgr_enable_alpha_fixed_zorder(struct dispc_device *dispc, enum omap_channel ch, bool enable) dispc_mgr_enable_alpha_fixed_zorder() argument 2997 dispc_mgr_setup(struct dispc_device *dispc, enum omap_channel channel, const struct omap_overlay_manager_info *info) dispc_mgr_setup() argument 3013 dispc_mgr_set_tft_data_lines(struct dispc_device *dispc, enum omap_channel channel, u8 data_lines) dispc_mgr_set_tft_data_lines() argument 3040 dispc_mgr_set_io_pad_mode(struct dispc_device *dispc, enum dss_io_pad_mode mode) dispc_mgr_set_io_pad_mode() argument 3070 dispc_mgr_enable_stallmode(struct dispc_device *dispc, enum omap_channel channel, bool enable) dispc_mgr_enable_stallmode() argument 3076 dispc_mgr_set_lcd_config(struct dispc_device *dispc, enum omap_channel channel, const struct dss_lcd_mgr_config *config) dispc_mgr_set_lcd_config() argument 3094 _dispc_mgr_size_ok(struct dispc_device *dispc, u16 width, u16 height) _dispc_mgr_size_ok() argument 3101 _dispc_lcd_timings_ok(struct dispc_device *dispc, int hsync_len, int hfp, int hbp, int vsw, int vfp, int vbp) _dispc_lcd_timings_ok() argument 3115 _dispc_mgr_pclk_ok(struct dispc_device *dispc, enum omap_channel channel, unsigned long pclk) _dispc_mgr_pclk_ok() argument 3125 dispc_mgr_check_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) dispc_mgr_check_timings() argument 3150 _dispc_mgr_set_lcd_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) _dispc_mgr_set_lcd_timings() argument 3218 dispc_mgr_set_timings(struct dispc_device *dispc, enum omap_channel channel, const struct videomode *vm) dispc_mgr_set_timings() argument 3267 dispc_mgr_set_lcd_divisor(struct dispc_device *dispc, enum omap_channel channel, u16 lck_div, u16 pck_div) dispc_mgr_set_lcd_divisor() argument 3282 dispc_mgr_get_lcd_divisor(struct dispc_device *dispc, enum omap_channel channel, int *lck_div, int *pck_div) dispc_mgr_get_lcd_divisor() argument 3292 dispc_fclk_rate(struct dispc_device *dispc) dispc_fclk_rate() argument 3314 dispc_mgr_lclk_rate(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_lclk_rate() argument 3344 dispc_mgr_pclk_rate(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_pclk_rate() argument 3365 dispc_set_tv_pclk(struct dispc_device *dispc, unsigned long pclk) dispc_set_tv_pclk() argument 3370 dispc_core_clk_rate(struct dispc_device *dispc) dispc_core_clk_rate() argument 3375 dispc_plane_pclk_rate(struct dispc_device *dispc, enum omap_plane_id plane) dispc_plane_pclk_rate() argument 3388 dispc_plane_lclk_rate(struct dispc_device *dispc, enum omap_plane_id plane) dispc_plane_lclk_rate() argument 3401 dispc_dump_clocks_channel(struct dispc_device *dispc, struct seq_file *s, enum omap_channel channel) dispc_dump_clocks_channel() argument 3423 dispc_dump_clocks(struct dispc_device *dispc, struct seq_file *s) dispc_dump_clocks() argument 3461 struct dispc_device *dispc = s->private; dispc_dump_regs() local 3659 dispc_calc_clock_rates(struct dispc_device *dispc, unsigned long dispc_fclk_rate, struct dispc_clock_info *cinfo) dispc_calc_clock_rates() argument 3674 dispc_div_calc(struct dispc_device *dispc, unsigned long dispc_freq, unsigned long pck_min, unsigned long pck_max, dispc_div_calc_func func, void *data) dispc_div_calc() argument 3734 dispc_mgr_set_clock_div(struct dispc_device *dispc, enum omap_channel channel, const struct dispc_clock_info *cinfo) dispc_mgr_set_clock_div() argument 3745 dispc_mgr_get_clock_div(struct dispc_device *dispc, enum omap_channel channel, struct dispc_clock_info *cinfo) dispc_mgr_get_clock_div() argument 3762 dispc_read_irqstatus(struct dispc_device *dispc) dispc_read_irqstatus() argument 3767 dispc_clear_irqstatus(struct dispc_device *dispc, u32 mask) dispc_clear_irqstatus() argument 3772 dispc_write_irqenable(struct dispc_device *dispc, u32 mask) dispc_write_irqenable() argument 3785 dispc_enable_sidle(struct dispc_device *dispc) dispc_enable_sidle() argument 3791 dispc_disable_sidle(struct dispc_device *dispc) dispc_disable_sidle() argument 3796 dispc_mgr_gamma_size(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_gamma_size() argument 3807 dispc_mgr_write_gamma_table(struct dispc_device *dispc, enum omap_channel channel) dispc_mgr_write_gamma_table() argument 3828 dispc_restore_gamma_tables(struct dispc_device *dispc) dispc_restore_gamma_tables() argument 3851 dispc_mgr_set_gamma(struct dispc_device *dispc, enum omap_channel channel, const struct drm_color_lut *lut, unsigned int length) dispc_mgr_set_gamma() argument 3899 dispc_init_gamma_tables(struct dispc_device *dispc) dispc_init_gamma_tables() argument 3930 _omap_dispc_initial_config(struct dispc_device *dispc) _omap_dispc_initial_config() argument 4513 struct dispc_device *dispc = arg; dispc_irq_handler() local 4521 dispc_request_irq(struct dispc_device *dispc, irq_handler_t handler, void *dev_id) dispc_request_irq() argument 4545 dispc_free_irq(struct dispc_device *dispc, void *dev_id) dispc_free_irq() argument 4553 dispc_get_memory_bandwidth_limit(struct dispc_device *dispc) dispc_get_memory_bandwidth_limit() argument 4635 dispc_errata_i734_wa_init(struct dispc_device *dispc) dispc_errata_i734_wa_init() argument 4654 dispc_errata_i734_wa_fini(struct dispc_device *dispc) dispc_errata_i734_wa_fini() argument 4663 dispc_errata_i734_wa(struct dispc_device *dispc) dispc_errata_i734_wa() argument 4747 struct dispc_device *dispc; dispc_bind() local 4837 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_unbind() local 4868 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_runtime_suspend() local 4883 struct dispc_device *dispc = dev_get_drvdata(dev); dispc_runtime_resume() local [all...] |
H A D | dss.h | 259 struct dispc_device *dispc; member 389 void dispc_dump_clocks(struct dispc_device *dispc, struct seq_file *s); 391 int dispc_runtime_get(struct dispc_device *dispc); 392 void dispc_runtime_put(struct dispc_device *dispc); 394 int dispc_get_num_ovls(struct dispc_device *dispc); 395 int dispc_get_num_mgrs(struct dispc_device *dispc); 397 const u32 *dispc_ovl_get_color_modes(struct dispc_device *dispc, 400 void dispc_ovl_get_max_size(struct dispc_device *dispc, u16 *width, u16 *height); 401 bool dispc_ovl_color_mode_supported(struct dispc_device *dispc, 403 enum omap_overlay_caps dispc_ovl_get_caps(struct dispc_device *dispc, enu [all...] |
/kernel/linux/linux-5.10/drivers/gpu/drm/tidss/ |
H A D | tidss_dispc.c | 310 static void dispc_write(struct dispc_device *dispc, u16 reg, u32 val) in dispc_write() argument 312 iowrite32(val, dispc->base_common + reg); in dispc_write() 315 static u32 dispc_read(struct dispc_device *dispc, u16 reg) in dispc_read() argument 317 return ioread32(dispc->base_common + reg); in dispc_read() 321 void dispc_vid_write(struct dispc_device *dispc, u32 hw_plane, u16 reg, u32 val) in dispc_vid_write() argument 323 void __iomem *base = dispc->base_vid[hw_plane]; in dispc_vid_write() 328 static u32 dispc_vid_read(struct dispc_device *dispc, u32 hw_plane, u16 reg) in dispc_vid_read() argument 330 void __iomem *base = dispc->base_vid[hw_plane]; in dispc_vid_read() 335 static void dispc_ovr_write(struct dispc_device *dispc, u32 hw_videoport, in dispc_ovr_write() argument 338 void __iomem *base = dispc in dispc_ovr_write() 343 dispc_ovr_read(struct dispc_device *dispc, u32 hw_videoport, u16 reg) dispc_ovr_read() argument 350 dispc_vp_write(struct dispc_device *dispc, u32 hw_videoport, u16 reg, u32 val) dispc_vp_write() argument 358 dispc_vp_read(struct dispc_device *dispc, u32 hw_videoport, u16 reg) dispc_vp_read() argument 390 REG_GET(struct dispc_device *dispc, u32 idx, u32 start, u32 end) REG_GET() argument 395 REG_FLD_MOD(struct dispc_device *dispc, u32 idx, u32 val, u32 start, u32 end) REG_FLD_MOD() argument 402 VID_REG_GET(struct dispc_device *dispc, u32 hw_plane, u32 idx, u32 start, u32 end) VID_REG_GET() argument 408 VID_REG_FLD_MOD(struct dispc_device *dispc, u32 hw_plane, u32 idx, u32 val, u32 start, u32 end) VID_REG_FLD_MOD() argument 416 VP_REG_GET(struct dispc_device *dispc, u32 vp, u32 idx, u32 start, u32 end) VP_REG_GET() argument 422 VP_REG_FLD_MOD(struct dispc_device *dispc, u32 vp, u32 idx, u32 val, u32 start, u32 end) VP_REG_FLD_MOD() argument 430 OVR_REG_GET(struct dispc_device *dispc, u32 ovr, u32 idx, u32 start, u32 end) OVR_REG_GET() argument 436 OVR_REG_FLD_MOD(struct dispc_device *dispc, u32 ovr, u32 idx, u32 val, u32 start, u32 end) OVR_REG_FLD_MOD() argument 496 dispc_k2g_vp_read_irqstatus(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_read_irqstatus() argument 504 dispc_k2g_vp_write_irqstatus(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k2g_vp_write_irqstatus() argument 512 dispc_k2g_vid_read_irqstatus(struct dispc_device *dispc, u32 hw_plane) dispc_k2g_vid_read_irqstatus() argument 520 dispc_k2g_vid_write_irqstatus(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k2g_vid_write_irqstatus() argument 528 dispc_k2g_vp_read_irqenable(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_read_irqenable() argument 536 dispc_k2g_vp_set_irqenable(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k2g_vp_set_irqenable() argument 544 dispc_k2g_vid_read_irqenable(struct dispc_device *dispc, u32 hw_plane) dispc_k2g_vid_read_irqenable() argument 552 dispc_k2g_vid_set_irqenable(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k2g_vid_set_irqenable() argument 560 dispc_k2g_clear_irqstatus(struct dispc_device *dispc, dispc_irq_t mask) dispc_k2g_clear_irqstatus() argument 568 dispc_k2g_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_k2g_read_and_clear_irqstatus() argument 584 dispc_k2g_read_irqenable(struct dispc_device *dispc) dispc_k2g_read_irqenable() argument 595 dispc_k2g_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_k2g_set_irqenable() argument 611 dispc_k3_vp_read_irqstatus(struct dispc_device *dispc, u32 hw_videoport) dispc_k3_vp_read_irqstatus() argument 619 dispc_k3_vp_write_irqstatus(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k3_vp_write_irqstatus() argument 627 dispc_k3_vid_read_irqstatus(struct dispc_device *dispc, u32 hw_plane) dispc_k3_vid_read_irqstatus() argument 635 dispc_k3_vid_write_irqstatus(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k3_vid_write_irqstatus() argument 643 dispc_k3_vp_read_irqenable(struct dispc_device *dispc, u32 hw_videoport) dispc_k3_vp_read_irqenable() argument 651 dispc_k3_vp_set_irqenable(struct dispc_device *dispc, u32 hw_videoport, dispc_irq_t vpstat) dispc_k3_vp_set_irqenable() argument 659 dispc_k3_vid_read_irqenable(struct dispc_device *dispc, u32 hw_plane) dispc_k3_vid_read_irqenable() argument 667 dispc_k3_vid_set_irqenable(struct dispc_device *dispc, u32 hw_plane, dispc_irq_t vidstat) dispc_k3_vid_set_irqenable() argument 676 dispc_k3_clear_irqstatus(struct dispc_device *dispc, dispc_irq_t clearmask) dispc_k3_clear_irqstatus() argument 703 dispc_k3_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_k3_read_and_clear_irqstatus() argument 719 dispc_k3_read_irqenable(struct dispc_device *dispc) dispc_k3_read_irqenable() argument 733 dispc_k3_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_k3_set_irqenable() argument 771 dispc_read_and_clear_irqstatus(struct dispc_device *dispc) dispc_read_and_clear_irqstatus() argument 785 dispc_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask) dispc_set_irqenable() argument 823 dispc_vp_find_bus_fmt(struct dispc_device *dispc, u32 hw_videoport, u32 bus_fmt, u32 bus_flags) dispc_vp_find_bus_fmt() argument 837 dispc_vp_bus_check(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_bus_check() argument 861 dispc_oldi_tx_power(struct dispc_device *dispc, bool power) dispc_oldi_tx_power() argument 880 dispc_set_num_datalines(struct dispc_device *dispc, u32 hw_videoport, int num_lines) dispc_set_num_datalines() argument 906 dispc_enable_oldi(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_bus_format *fmt) dispc_enable_oldi() argument 943 dispc_vp_prepare(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_prepare() argument 962 dispc_vp_enable(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state) dispc_vp_enable() argument 1033 dispc_vp_disable(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_disable() argument 1038 dispc_vp_unprepare(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_unprepare() argument 1047 dispc_vp_go_busy(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_go_busy() argument 1052 dispc_vp_go(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_go() argument 1098 dispc_vp_set_default_color(struct dispc_device *dispc, u32 hw_videoport, u32 default_color) dispc_vp_set_default_color() argument 1111 dispc_vp_mode_valid(struct dispc_device *dispc, u32 hw_videoport, const struct drm_display_mode *mode) dispc_vp_mode_valid() argument 1185 dispc_vp_enable_clk(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_enable_clk() argument 1196 dispc_vp_disable_clk(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_disable_clk() argument 1213 dispc_vp_set_clk_rate(struct dispc_device *dispc, u32 hw_videoport, unsigned long rate) dispc_vp_set_clk_rate() argument 1240 dispc_k2g_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_k2g_ovr_set_plane() argument 1249 dispc_am65x_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_am65x_ovr_set_plane() argument 1261 dispc_j721e_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_j721e_ovr_set_plane() argument 1273 dispc_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, u32 hw_videoport, u32 x, u32 y, u32 layer) dispc_ovr_set_plane() argument 1295 dispc_ovr_enable_layer(struct dispc_device *dispc, u32 hw_videoport, u32 layer, bool enable) dispc_ovr_enable_layer() argument 1384 dispc_k2g_vid_write_csc(struct dispc_device *dispc, u32 hw_plane, const struct dispc_csc_coef *csc) dispc_k2g_vid_write_csc() argument 1407 dispc_k3_vid_write_csc(struct dispc_device *dispc, u32 hw_plane, const struct dispc_csc_coef *csc) dispc_k3_vid_write_csc() argument 1504 dispc_vid_csc_setup(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state) dispc_vid_csc_setup() argument 1522 dispc_vid_csc_enable(struct dispc_device *dispc, u32 hw_plane, bool enable) dispc_vid_csc_enable() argument 1542 dispc_vid_write_fir_coefs(struct dispc_device *dispc, u32 hw_plane, enum dispc_vid_fir_coef_set coef_set, const struct tidss_scale_coefs *coefs) dispc_vid_write_fir_coefs() argument 1611 dispc_vid_calc_scaling(struct dispc_device *dispc, const struct drm_plane_state *state, struct dispc_scaling_params *sp, bool lite_plane) dispc_vid_calc_scaling() argument 1775 dispc_vid_set_scaling(struct dispc_device *dispc, u32 hw_plane, struct dispc_scaling_params *sp, u32 fourcc) dispc_vid_set_scaling() argument 1875 dispc_plane_set_pixel_format(struct dispc_device *dispc, u32 hw_plane, u32 fourcc) dispc_plane_set_pixel_format() argument 1892 dispc_plane_formats(struct dispc_device *dispc, unsigned int *len) dispc_plane_formats() argument 1914 dispc_plane_check(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state, u32 hw_videoport) dispc_plane_check() argument 1985 dispc_plane_setup(struct dispc_device *dispc, u32 hw_plane, const struct drm_plane_state *state, u32 hw_videoport) dispc_plane_setup() argument 2070 dispc_plane_enable(struct dispc_device *dispc, u32 hw_plane, bool enable) dispc_plane_enable() argument 2077 dispc_vid_get_fifo_size(struct dispc_device *dispc, u32 hw_plane) dispc_vid_get_fifo_size() argument 2082 dispc_vid_set_mflag_threshold(struct dispc_device *dispc, u32 hw_plane, u32 low, u32 high) dispc_vid_set_mflag_threshold() argument 2089 dispc_vid_set_buf_threshold(struct dispc_device *dispc, u32 hw_plane, u32 low, u32 high) dispc_vid_set_buf_threshold() argument 2096 dispc_k2g_plane_init(struct dispc_device *dispc) dispc_k2g_plane_init() argument 2146 dispc_k3_plane_init(struct dispc_device *dispc) dispc_k3_plane_init() argument 2197 dispc_plane_init(struct dispc_device *dispc) dispc_plane_init() argument 2212 dispc_vp_init(struct dispc_device *dispc) dispc_vp_init() argument 2223 dispc_initial_config(struct dispc_device *dispc) dispc_initial_config() argument 2237 dispc_k2g_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_k2g_vp_write_gamma_table() argument 2259 dispc_am65x_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_am65x_vp_write_gamma_table() argument 2280 dispc_j721e_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_j721e_vp_write_gamma_table() argument 2302 dispc_vp_write_gamma_table(struct dispc_device *dispc, u32 hw_videoport) dispc_vp_write_gamma_table() argument 2326 dispc_vp_set_gamma(struct dispc_device *dispc, u32 hw_videoport, const struct drm_color_lut *lut, unsigned int length) dispc_vp_set_gamma() argument 2420 dispc_k2g_vp_write_csc(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_csc_coef *csc) dispc_k2g_vp_write_csc() argument 2437 dispc_k2g_vp_set_ctm(struct dispc_device *dispc, u32 hw_videoport, struct drm_color_ctm *ctm) dispc_k2g_vp_set_ctm() argument 2485 dispc_k3_vp_write_csc(struct dispc_device *dispc, u32 hw_videoport, const struct dispc_csc_coef *csc) dispc_k3_vp_write_csc() argument 2503 dispc_k3_vp_set_ctm(struct dispc_device *dispc, u32 hw_videoport, struct drm_color_ctm *ctm) dispc_k3_vp_set_ctm() argument 2520 dispc_vp_set_color_mgmt(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state, bool newmodeset) dispc_vp_set_color_mgmt() argument 2548 dispc_vp_setup(struct dispc_device *dispc, u32 hw_videoport, const struct drm_crtc_state *state, bool newmodeset) dispc_vp_setup() argument 2555 dispc_runtime_suspend(struct dispc_device *dispc) dispc_runtime_suspend() argument 2566 dispc_runtime_resume(struct dispc_device *dispc) dispc_runtime_resume() argument 2631 dispc_init_am65x_oldi_io_ctrl(struct device *dev, struct dispc_device *dispc) dispc_init_am65x_oldi_io_ctrl() argument 2647 dispc_init_errata(struct dispc_device *dispc) dispc_init_errata() argument 2664 struct dispc_device *dispc; dispc_init() local [all...] |
H A D | tidss_dispc.h | 92 void dispc_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask); 93 dispc_irq_t dispc_read_and_clear_irqstatus(struct dispc_device *dispc); 95 void dispc_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane, 97 void dispc_ovr_enable_layer(struct dispc_device *dispc, 100 void dispc_vp_prepare(struct dispc_device *dispc, u32 hw_videoport, 102 void dispc_vp_enable(struct dispc_device *dispc, u32 hw_videoport, 104 void dispc_vp_disable(struct dispc_device *dispc, u32 hw_videoport); 105 void dispc_vp_unprepare(struct dispc_device *dispc, u32 hw_videoport); 106 bool dispc_vp_go_busy(struct dispc_device *dispc, u32 hw_videoport); 107 void dispc_vp_go(struct dispc_device *dispc, u3 [all...] |
H A D | tidss_crtc.c | 40 busy = dispc_vp_go_busy(tidss->dispc, tcrtc->hw_videoport); in tidss_crtc_finish_page_flip() 92 struct dispc_device *dispc = tidss->dispc; in tidss_crtc_atomic_check() local 105 ok = dispc_vp_mode_valid(dispc, hw_videoport, mode); in tidss_crtc_atomic_check() 112 return dispc_vp_bus_check(dispc, hw_videoport, state); in tidss_crtc_atomic_check() 153 dispc_ovr_set_plane(tidss->dispc, tplane->hw_plane_id, in tidss_crtc_position_planes() 158 dispc_ovr_enable_layer(tidss->dispc, tcrtc->hw_videoport, layer, in tidss_crtc_position_planes() 188 if (WARN_ON(dispc_vp_go_busy(tidss->dispc, tcrtc->hw_videoport))) in tidss_crtc_atomic_flush() 196 dispc_vp_setup(tidss->dispc, tcrtc->hw_videoport, crtc->state, false); in tidss_crtc_atomic_flush() 204 dispc_vp_go(tidss->dispc, tcrt in tidss_crtc_atomic_flush() [all...] |
H A D | tidss_irq.c | 15 /* call with wait_lock and dispc runtime held */ 20 dispc_set_irqenable(tidss->dispc, tidss->irq_mask); in tidss_irq_update() 63 irqstatus = dispc_read_and_clear_irqstatus(tidss->dispc); in tidss_irq_handler() 104 dispc_set_irqenable(tidss->dispc, 0); in tidss_irq_preinstall() 105 dispc_read_and_clear_irqstatus(tidss->dispc); in tidss_irq_preinstall() 144 dispc_set_irqenable(tidss->dispc, 0); in tidss_irq_uninstall()
|
H A D | tidss_plane.c | 93 ret = dispc_plane_check(tidss->dispc, hw_plane, state, hw_videoport); in tidss_plane_atomic_check() 113 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, false); in tidss_plane_atomic_update() 119 ret = dispc_plane_setup(tidss->dispc, tplane->hw_plane_id, in tidss_plane_atomic_update() 125 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, false); in tidss_plane_atomic_update() 129 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, true); in tidss_plane_atomic_update() 141 dispc_plane_enable(tidss->dispc, tplane->hw_plane_id, false); in tidss_plane_atomic_disable()
|
H A D | tidss_drv.c | 57 return dispc_runtime_suspend(tidss->dispc); in tidss_pm_runtime_suspend() 67 r = dispc_runtime_resume(tidss->dispc); in tidss_pm_runtime_resume() 152 dev_err(dev, "failed to initialize dispc: %d\n", ret); in tidss_probe() 160 dispc_runtime_resume(tidss->dispc); in tidss_probe() 203 dispc_runtime_suspend(tidss->dispc); in tidss_probe() 226 dispc_runtime_suspend(tidss->dispc); in tidss_remove() 230 /* devm allocated dispc goes away with the dev so mark it NULL */ in tidss_remove()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/ |
H A D | omap_irq.c | 18 /* call with wait_lock and dispc runtime held */ 32 priv->dispc_ops->write_irqenable(priv->dispc, irqmask); in omap_irq_update() 86 priv->dispc_ops->mgr_get_framedone_irq(priv->dispc, channel); in omap_irq_enable_framedone() 124 priv->irq_mask |= priv->dispc_ops->mgr_get_vsync_irq(priv->dispc, in omap_irq_enable_vblank() 151 priv->irq_mask &= ~priv->dispc_ops->mgr_get_vsync_irq(priv->dispc, in omap_irq_disable_vblank() 216 irqstatus = priv->dispc_ops->read_irqstatus(priv->dispc); in omap_irq_handler() 217 priv->dispc_ops->clear_irqstatus(priv->dispc, irqstatus); in omap_irq_handler() 218 priv->dispc_ops->read_irqstatus(priv->dispc); /* flush posted write */ in omap_irq_handler() 226 if (irqstatus & priv->dispc_ops->mgr_get_vsync_irq(priv->dispc, channel)) { in omap_irq_handler() 231 if (irqstatus & priv->dispc_ops->mgr_get_sync_lost_irq(priv->dispc, channe in omap_irq_handler() [all...] |
H A D | omap_crtc.c | 106 priv->dispc_ops->mgr_enable(priv->dispc, channel, true); in omap_crtc_dss_start_update() 131 priv->dispc_ops->mgr_enable(priv->dispc, channel, enable); in omap_crtc_set_enabled() 144 framedone_irq = priv->dispc_ops->mgr_get_framedone_irq(priv->dispc, in omap_crtc_set_enabled() 146 vsync_irq = priv->dispc_ops->mgr_get_vsync_irq(priv->dispc, channel); in omap_crtc_set_enabled() 166 priv->dispc_ops->mgr_enable(priv->dispc, channel, enable); in omap_crtc_set_enabled() 189 priv->dispc_ops->mgr_set_timings(priv->dispc, omap_crtc->channel, in omap_crtc_dss_enable() 224 priv->dispc_ops->mgr_set_lcd_config(priv->dispc, omap_crtc->channel, in omap_crtc_dss_set_lcd_config() 300 * If the dispc is busy we're racing the flush operation. Try again on in omap_crtc_vblank_irq() 303 if (priv->dispc_ops->mgr_go_busy(priv->dispc, omap_crtc->channel)) { in omap_crtc_vblank_irq() 407 priv->dispc_ops->mgr_setup(priv->dispc, omap_crt in omap_crtc_write_crtc_properties() [all...] |
/kernel/linux/linux-6.6/drivers/gpu/drm/omapdrm/ |
H A D | omap_irq.c | 18 /* call with wait_lock and dispc runtime held */ 32 dispc_write_irqenable(priv->dispc, irqmask); in omap_irq_update() 86 dispc_mgr_get_framedone_irq(priv->dispc, channel); in omap_irq_enable_framedone() 123 priv->irq_mask |= dispc_mgr_get_vsync_irq(priv->dispc, in omap_irq_enable_vblank() 149 priv->irq_mask &= ~dispc_mgr_get_vsync_irq(priv->dispc, in omap_irq_disable_vblank() 214 irqstatus = dispc_read_irqstatus(priv->dispc); in omap_irq_handler() 215 dispc_clear_irqstatus(priv->dispc, irqstatus); in omap_irq_handler() 216 dispc_read_irqstatus(priv->dispc); /* flush posted write */ in omap_irq_handler() 224 if (irqstatus & dispc_mgr_get_vsync_irq(priv->dispc, channel)) { in omap_irq_handler() 229 if (irqstatus & dispc_mgr_get_sync_lost_irq(priv->dispc, channe in omap_irq_handler() [all...] |
H A D | omap_plane.c | 140 ret = dispc_ovl_setup(priv->dispc, ovl_id, &info, in omap_plane_atomic_update() 146 dispc_ovl_enable(priv->dispc, ovl_id, false); in omap_plane_atomic_update() 150 dispc_ovl_enable(priv->dispc, ovl_id, true); in omap_plane_atomic_update() 153 ret = dispc_ovl_setup(priv->dispc, r_ovl_id, &r_info, in omap_plane_atomic_update() 159 dispc_ovl_enable(priv->dispc, r_ovl_id, false); in omap_plane_atomic_update() 160 dispc_ovl_enable(priv->dispc, ovl_id, false); in omap_plane_atomic_update() 164 dispc_ovl_enable(priv->dispc, r_ovl_id, true); in omap_plane_atomic_update() 224 dispc_ovl_get_max_size(priv->dispc, &width, &height); in omap_plane_atomic_check() 241 * phase in dispc. in omap_plane_atomic_check() 316 if (!dispc_ovl_color_mode_supported(priv->dispc, omap_stat in omap_plane_atomic_check() [all...] |
H A D | omap_crtc.c | 105 dispc_mgr_enable(priv->dispc, channel, true); in omap_crtc_dss_start_update() 130 dispc_mgr_enable(priv->dispc, channel, enable); in omap_crtc_set_enabled() 143 framedone_irq = dispc_mgr_get_framedone_irq(priv->dispc, in omap_crtc_set_enabled() 145 vsync_irq = dispc_mgr_get_vsync_irq(priv->dispc, channel); in omap_crtc_set_enabled() 165 dispc_mgr_enable(priv->dispc, channel, enable); in omap_crtc_set_enabled() 187 dispc_mgr_set_timings(priv->dispc, omap_crtc->channel, in omap_crtc_dss_enable() 221 dispc_mgr_set_lcd_config(priv->dispc, omap_crtc->channel, in omap_crtc_dss_set_lcd_config() 287 * If the dispc is busy we're racing the flush operation. Try again on in omap_crtc_vblank_irq() 290 if (dispc_mgr_go_busy(priv->dispc, omap_crtc->channel)) { in omap_crtc_vblank_irq() 416 dispc_mgr_setup(priv->dispc, omap_crt in omap_crtc_write_crtc_properties() [all...] |
H A D | omap_overlay.c | 50 if (!dispc_ovl_color_mode_supported(priv->dispc, in omap_plane_find_free_overlay() 147 dispc_ovl_enable(priv->dispc, overlay->id, false); in omap_overlay_update_state() 178 u32 num_overlays = dispc_get_num_ovls(priv->dispc); in omap_hwoverlays_init() 185 caps = dispc_ovl_get_caps(priv->dispc, hw_plane_ids[i]); in omap_hwoverlays_init()
|
/kernel/linux/linux-5.10/drivers/video/fbdev/omap2/omapfb/dss/ |
H A D | dispc.c | 3 * linux/drivers/video/omap2/dss/dispc.c 37 #include "dispc.h" 127 } dispc; variable 253 __raw_writel(val, dispc.base + idx); in dispc_write_reg() 258 return __raw_readl(dispc.base + idx); in dispc_read_reg() 274 spin_lock_irqsave(&dispc.control_lock, flags); in mgr_fld_write() 279 spin_unlock_irqrestore(&dispc.control_lock, flags); in mgr_fld_write() 283 dispc.ctx[DISPC_##reg / sizeof(u32)] = dispc_read_reg(DISPC_##reg) 285 dispc_write_reg(DISPC_##reg, dispc.ctx[DISPC_##reg / sizeof(u32)]) 389 dispc in dispc_save_context() 3592 dispc_div_calc(unsigned long dispc, unsigned long pck_min, unsigned long pck_max, dispc_div_calc_func func, void *data) dispc_div_calc() argument [all...] |
/kernel/linux/linux-6.6/drivers/video/fbdev/omap2/omapfb/dss/ |
H A D | dispc.c | 3 * linux/drivers/video/omap2/dss/dispc.c 37 #include "dispc.h" 127 } dispc; variable 253 __raw_writel(val, dispc.base + idx); in dispc_write_reg() 258 return __raw_readl(dispc.base + idx); in dispc_read_reg() 274 spin_lock_irqsave(&dispc.control_lock, flags); in mgr_fld_write() 279 spin_unlock_irqrestore(&dispc.control_lock, flags); in mgr_fld_write() 283 dispc.ctx[DISPC_##reg / sizeof(u32)] = dispc_read_reg(DISPC_##reg) 285 dispc_write_reg(DISPC_##reg, dispc.ctx[DISPC_##reg / sizeof(u32)]) 389 dispc in dispc_save_context() 3590 dispc_div_calc(unsigned long dispc, unsigned long pck_min, unsigned long pck_max, dispc_div_calc_func func, void *data) dispc_div_calc() argument [all...] |