Home
last modified time | relevance | path

Searched refs:xPSR_T_Pos (Results 1 - 14 of 14) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_sc000.h288 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
289 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm1.h277 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
278 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm0.h277 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
278 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm0plus.h288 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
289 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm4.h368 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
369 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_sc300.h302 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
303 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm3.h302 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
303 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm23.h311 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
312 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm35p.h433 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
434 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm33.h433 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
434 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm7.h383 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
384 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_starmc1.h444 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
445 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm85.h445 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
446 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
H A Dcore_cm55.h443 #define xPSR_T_Pos 24U /*!< xPSR: T Position */ macro
444 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */

Completed in 80 milliseconds