Home
last modified time | relevance | path

Searched refs:FPU_FPCCR_LSPEN_Pos (Results 1 - 7 of 7) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_cm4.h1321 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
1322 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_cm35p.h1666 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
1667 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_cm33.h1666 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
1667 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_cm7.h1540 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
1541 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_starmc1.h1760 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
1761 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_cm85.h3142 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
3143 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
H A Dcore_cm55.h3118 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ macro
3119 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */

Completed in 73 milliseconds