Home
last modified time | relevance | path

Searched refs:APSR_N_Pos (Results 1 - 14 of 14) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_sc000.h225 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
226 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm1.h214 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
215 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm0.h214 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
215 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm0plus.h225 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
226 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm4.h289 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
290 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_sc300.h227 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
228 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm3.h227 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
228 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm23.h248 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
249 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm35p.h355 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
356 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm33.h355 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
356 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm7.h304 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
305 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_starmc1.h366 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
367 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm85.h365 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
366 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
H A Dcore_cm55.h365 #define APSR_N_Pos 31U /*!< APSR: N Position */ macro
366 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */

Completed in 77 milliseconds