Home
last modified time | relevance | path

Searched refs:ras_controller_irq (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_nbio.h92 struct amdgpu_irq_src ras_controller_irq; member
H A Damdgpu_nbio.c51 r = amdgpu_irq_get(adev, &adev->nbio.ras_controller_irq, 0); in amdgpu_nbio_ras_late_init()
H A Dnbio_v7_4.c375 /* The ras_controller_irq enablement should be done in psp bl when it in nbio_v7_4_set_ras_controller_irq_state()
398 /* By design, the ih cookie for ras_controller_irq should be written in nbio_v7_4_process_ras_controller_irq()
411 /* The ras_controller_irq enablement should be done in psp bl when it in nbio_v7_4_set_ras_err_event_athub_irq_state()
457 adev->nbio.ras_controller_irq.funcs = in nbio_v7_4_init_ras_controller_interrupt()
459 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_4_init_ras_controller_interrupt()
464 &adev->nbio.ras_controller_irq); in nbio_v7_4_init_ras_controller_interrupt()
H A Dsoc15.c1396 amdgpu_irq_put(adev, &adev->nbio.ras_controller_irq, 0); in soc15_common_hw_fini()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_nbio.c72 r = amdgpu_irq_get(adev, &adev->nbio.ras_controller_irq, 0); in amdgpu_nbio_ras_late_init()
H A Dnbio_v7_9.c649 /* By design, the ih cookie for ras_controller_irq should be written in nbio_v7_9_process_ras_controller_irq()
694 adev->nbio.ras_controller_irq.funcs = in nbio_v7_9_init_ras_controller_interrupt()
696 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_9_init_ras_controller_interrupt()
701 &adev->nbio.ras_controller_irq); in nbio_v7_9_init_ras_controller_interrupt()
H A Damdgpu_nbio.h109 struct amdgpu_irq_src ras_controller_irq; member
H A Dnbio_v7_4.c454 /* The ras_controller_irq enablement should be done in psp bl when it in nbio_v7_4_set_ras_controller_irq_state()
486 /* By design, the ih cookie for ras_controller_irq should be written in nbio_v7_4_process_ras_controller_irq()
499 /* The ras_controller_irq enablement should be done in psp bl when it in nbio_v7_4_set_ras_err_event_athub_irq_state()
553 adev->nbio.ras_controller_irq.funcs = in nbio_v7_4_init_ras_controller_interrupt()
555 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_4_init_ras_controller_interrupt()
560 &adev->nbio.ras_controller_irq); in nbio_v7_4_init_ras_controller_interrupt()
H A Dsoc15.c1306 amdgpu_irq_put(adev, &adev->nbio.ras_controller_irq, 0); in soc15_common_hw_fini()

Completed in 9 milliseconds