Home
last modified time | relevance | path

Searched refs:pwm_parents (Results 1 - 25 of 37) sorted by relevance

12

/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt7986-topckgen.c86 static const char *const pwm_parents[] __initconst = {
186 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x010,
H A Dclk-mt2712.c154 static const char * const pwm_parents[] = { variable
650 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x050, 0, 2, 7),
744 MUX_GATE(CLK_TOP_PWM_INFRA_SEL, "pwm_infra_sel", pwm_parents, 0x560, 8, 2, 15),
H A Dclk-mt6795-topckgen.c273 static const char * const pwm_parents[] = { variable
460 TOP_MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x50, 0, 2, 7, 0),
H A Dclk-mt7622.c67 static const char * const pwm_parents[] = { variable
396 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt7981-topckgen.c140 static const char * const pwm_parents[] __initconst = {
303 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8173-topckgen.c66 static const char * const pwm_parents[] = { variable
539 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x0050, 0, 2, 7),
H A Dclk-mt6797.c117 static const char * const pwm_parents[] = { variable
333 MUX_GATE(CLK_TOP_MUX_PWM, "pwm_sel", pwm_parents, 0x0050, 0, 3, 7),
H A Dclk-mt7629.c97 static const char * const pwm_parents[] = { variable
471 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8516.c310 static const char * const pwm_parents[] __initconst = {
421 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8186-topckgen.c243 static const char * const pwm_parents[] = { variable
581 pwm_parents, 0x00b0, 0x00b4, 0x00b8, 0, 2, 7, 0x0004, 28),
H A Dclk-mt8167.c469 static const char * const pwm_parents[] = { variable
610 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt6765.c325 static const char * const pwm_parents[] = { variable
451 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, CLK_CFG_6,
H A Dclk-mt2701.c175 static const char * const pwm_parents[] = { variable
496 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8365.c278 static const char * const pwm_parents[] = { variable
490 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x0b0,
H A Dclk-mt8188-topckgen.c647 static const char * const pwm_parents[] = { variable
1083 pwm_parents, 0x0BC, 0x0C0, 0x0C4, 8, 4, 15, 0x08, 21),
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt8516.c308 static const char * const pwm_parents[] __initconst = {
419 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt6797.c118 static const char * const pwm_parents[] = { variable
334 MUX_GATE(CLK_TOP_MUX_PWM, "pwm_sel", pwm_parents, 0x0050, 0, 3, 7),
H A Dclk-mt7622.c145 static const char * const pwm_parents[] = { variable
525 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt7629.c122 static const char * const pwm_parents[] = { variable
496 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt2712.c248 static const char * const pwm_parents[] = { variable
746 pwm_parents, 0x050, 0, 2, 7),
883 pwm_parents, 0x560, 8, 2, 15),
H A Dclk-mt2701.c176 static const char * const pwm_parents[] = { variable
497 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8167.c468 static const char * const pwm_parents[] __initconst = {
609 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
H A Dclk-mt8173.c164 static const char * const pwm_parents[] __initconst = {
547 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x0050, 0, 2, 7),
H A Dclk-mt6779.c608 static const char * const pwm_parents[] = { variable
772 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM, "pwm_sel", pwm_parents,
H A Dclk-mt6765.c324 static const char * const pwm_parents[] = { variable
448 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, CLK_CFG_6,

Completed in 37 milliseconds

12