Home
last modified time | relevance | path

Searched refs:mux_i2s0_p (Results 1 - 8 of 8) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3128.c145 PNAME(mux_i2s0_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" }; variable
173 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3228.c153 PNAME(mux_i2s0_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" }; variable
183 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3328.c167 PNAME(mux_i2s0_p) = { "clk_i2s0_div", variable
236 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3399.c194 PNAME(mux_i2s0_p) = { "clk_i2s0_div", "clk_i2s0_frac", variable
250 MUX(0, "clk_i2s0_mux", mux_i2s0_p, CLK_SET_RATE_PARENT,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3228.c154 PNAME(mux_i2s0_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" }; variable
184 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3128.c146 PNAME(mux_i2s0_p) = { "i2s0_src", "i2s0_frac", "ext_i2s", "xin12m" }; variable
174 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3328.c168 PNAME(mux_i2s0_p) = { "clk_i2s0_div", variable
237 MUX(0, "i2s0_pre", mux_i2s0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3399.c194 PNAME(mux_i2s0_p) = { "clk_i2s0_div", "clk_i2s0_frac", variable
250 MUX(0, "clk_i2s0_mux", mux_i2s0_p, CLK_SET_RATE_PARENT,

Completed in 10 milliseconds