Home
last modified time | relevance | path

Searched refs:mux_dclk_vop_p (Results 1 - 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3228.c151 PNAME(mux_dclk_vop_p) = { "hdmiphy", "sclk_vop_pre" }; variable
411 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, 0,
H A Dclk-rv1108.c148 PNAME(mux_dclk_vop_p) = { "dclk_hdmiphy", "dclk_vop_src" }; variable
441 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3308.c136 PNAME(mux_dclk_vop_p) = { "dclk_vop_src", "dclk_vop_frac", "xin24m" }; variable
218 MUX(0, "dclk_vop_mux", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3228.c152 PNAME(mux_dclk_vop_p) = { "hdmiphy", "sclk_vop_pre" }; variable
412 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, 0,
H A Dclk-rv1108.c149 PNAME(mux_dclk_vop_p) = { "dclk_hdmiphy", "dclk_vop_src" }; variable
442 MUX(DCLK_VOP, "dclk_vop", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
H A Dclk-rv1126.c178 PNAME(mux_dclk_vop_p) = { "dclk_vop_div", "dclk_vop_fracdiv", "xin24m" }; variable
264 MUX(DCLK_VOP_MUX, "dclk_vop_mux", mux_dclk_vop_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3308.c137 PNAME(mux_dclk_vop_p) = { "dclk_vop_src", "dclk_vop_frac", "xin24m" }; variable
219 MUX(0, "dclk_vop_mux", mux_dclk_vop_p, CLK_SET_RATE_PARENT,

Completed in 10 milliseconds