| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | iceland_ih.c | 134 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in iceland_ih_irq_init()
196 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
202 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
205 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in iceland_ih_get_wptr()
|
| H A D | cz_ih.c | 134 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in cz_ih_irq_init()
196 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
202 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
205 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in cz_ih_get_wptr()
|
| H A D | tonga_ih.c | 128 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in tonga_ih_irq_init()
198 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
204 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
207 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in tonga_ih_get_wptr()
|
| H A D | si_ih.c | 57 WREG32(IH_RB_WPTR, 0); in si_ih_disable_interrupts()
88 WREG32(IH_RB_WPTR, 0); in si_ih_irq_init()
|
| H A D | vega10_ih.c | 177 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in vega10_ih_rb_cntl()
382 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
397 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
400 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in vega10_ih_get_wptr()
|
| H A D | navi10_ih.c | 222 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in navi10_ih_rb_cntl()
456 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
469 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
471 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in navi10_ih_get_wptr()
|
| H A D | sid.h | 664 #define IH_RB_WPTR 0xF83 macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | iceland_ih.c | 134 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in iceland_ih_irq_init()
197 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
206 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in iceland_ih_get_wptr()
|
| H A D | cz_ih.c | 134 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in cz_ih_irq_init()
197 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
206 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in cz_ih_get_wptr()
|
| H A D | tonga_ih.c | 128 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register value is written to memory */ in tonga_ih_irq_init()
199 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
205 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
208 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in tonga_ih_get_wptr()
|
| H A D | vega10_ih.c | 169 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in vega10_ih_rb_cntl()
349 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
357 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
360 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in vega10_ih_get_wptr()
|
| H A D | si_ih.c | 57 WREG32(IH_RB_WPTR, 0); in si_ih_disable_interrupts()
88 WREG32(IH_RB_WPTR, 0); in si_ih_irq_init()
|
| H A D | ih_v6_0.c | 198 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in ih_v6_0_rb_cntl()
400 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_0_get_wptr()
404 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_0_get_wptr()
406 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v6_0_get_wptr()
|
| H A D | ih_v6_1.c | 198 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in ih_v6_1_rb_cntl()
400 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
404 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
406 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v6_1_get_wptr()
|
| H A D | navi10_ih.c | 224 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in navi10_ih_rb_cntl()
420 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
428 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
430 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in navi10_ih_get_wptr()
|
| H A D | vega20_ih.c | 178 /* Ring Buffer write pointer writeback. If enabled, IH_RB_WPTR register in vega20_ih_rb_cntl()
397 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega20_ih_get_wptr()
405 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega20_ih_get_wptr()
408 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in vega20_ih_get_wptr()
|
| H A D | sid.h | 664 #define IH_RB_WPTR 0xF83 macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| H A D | r600.c | 3616 WREG32(IH_RB_WPTR, 0); in r600_disable_interrupts()
3728 WREG32(IH_RB_WPTR, 0); in r600_irq_init()
4047 wptr = RREG32(IH_RB_WPTR); in r600_get_ih_wptr()
4110 RREG32(IH_RB_WPTR); in r600_irq_process()
|
| H A D | cikd.h | 811 #define IH_RB_WPTR 0x3e0c macro
|
| H A D | sid.h | 661 #define IH_RB_WPTR 0x3e0c macro
|
| H A D | si.c | 5947 WREG32(IH_RB_WPTR, 0); in si_disable_interrupts()
6033 WREG32(IH_RB_WPTR, 0); in si_irq_init()
6221 wptr = RREG32(IH_RB_WPTR); in si_get_ih_wptr()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
| H A D | r600.c | 3613 WREG32(IH_RB_WPTR, 0); in r600_disable_interrupts()
3725 WREG32(IH_RB_WPTR, 0); in r600_irq_init()
4044 wptr = RREG32(IH_RB_WPTR); in r600_get_ih_wptr()
4107 RREG32(IH_RB_WPTR); in r600_irq_process()
|
| H A D | cikd.h | 811 #define IH_RB_WPTR 0x3e0c macro
|
| H A D | sid.h | 661 #define IH_RB_WPTR 0x3e0c macro
|
| H A D | si.c | 5942 WREG32(IH_RB_WPTR, 0); in si_disable_interrupts()
6028 WREG32(IH_RB_WPTR, 0); in si_irq_init()
6216 wptr = RREG32(IH_RB_WPTR); in si_get_ih_wptr()
|