| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | iceland_ih.c | 65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in iceland_ih_enable_interrupts()
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in iceland_ih_disable_interrupts()
|
| H A D | cz_ih.c | 65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in cz_ih_enable_interrupts()
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in cz_ih_disable_interrupts()
|
| H A D | tonga_ih.c | 65 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 1); in tonga_ih_enable_interrupts()
82 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 0); in tonga_ih_disable_interrupts()
|
| H A D | si_ih.c | 40 ih_cntl |= ENABLE_INTR; in si_ih_enable_interrupts()
53 ih_cntl &= ~ENABLE_INTR; in si_ih_disable_interrupts()
|
| H A D | vega10_ih.c | 52 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 1); in vega10_ih_enable_interrupts()
108 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 0); in vega10_ih_disable_interrupts()
|
| H A D | navi10_ih.c | 96 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 1); in navi10_ih_enable_interrupts()
153 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 0); in navi10_ih_disable_interrupts()
|
| H A D | sid.h | 670 # define ENABLE_INTR (1 << 0) macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | iceland_ih.c | 65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in iceland_ih_enable_interrupts()
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in iceland_ih_disable_interrupts()
|
| H A D | cz_ih.c | 65 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 1); in cz_ih_enable_interrupts()
85 ih_cntl = REG_SET_FIELD(ih_cntl, IH_CNTL, ENABLE_INTR, 0); in cz_ih_disable_interrupts()
|
| H A D | si_ih.c | 40 ih_cntl |= ENABLE_INTR; in si_ih_enable_interrupts()
53 ih_cntl &= ~ENABLE_INTR; in si_ih_disable_interrupts()
|
| H A D | tonga_ih.c | 65 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 1); in tonga_ih_enable_interrupts()
82 ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL, ENABLE_INTR, 0); in tonga_ih_disable_interrupts()
|
| H A D | vega10_ih.c | 110 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0)); in vega10_ih_toggle_ring_interrupts()
|
| H A D | ih_v6_0.c | 140 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0)); in ih_v6_0_toggle_ring_interrupts()
|
| H A D | ih_v6_1.c | 140 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0)); in ih_v6_1_toggle_ring_interrupts()
|
| H A D | navi10_ih.c | 166 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0)); in navi10_ih_toggle_ring_interrupts()
|
| H A D | vega20_ih.c | 119 tmp = REG_SET_FIELD(tmp, IH_RB_CNTL, ENABLE_INTR, (enable ? 1 : 0)); in vega20_ih_toggle_ring_interrupts()
|
| H A D | sid.h | 670 # define ENABLE_INTR (1 << 0) macro
|
| /kernel/linux/linux-5.10/drivers/irqchip/ |
| H A D | qcom-pdc.c | 26 #define ENABLE_INTR(reg, intr) (reg | (1 << intr)) macro
86 enable = on ? ENABLE_INTR(enable, mask) : CLEAR_INTR(enable, mask); in pdc_enable_intr()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| H A D | cikd.h | 817 # define ENABLE_INTR (1 << 0) macro
|
| H A D | sid.h | 667 # define ENABLE_INTR (1 << 0) macro
|
| H A D | r600.c | 3598 ih_cntl |= ENABLE_INTR; in r600_enable_interrupts()
3611 ih_cntl &= ~ENABLE_INTR; in r600_disable_interrupts()
|
| H A D | evergreend.h | 1236 # define ENABLE_INTR (1 << 0) macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
| H A D | cikd.h | 817 # define ENABLE_INTR (1 << 0) macro
|
| H A D | sid.h | 667 # define ENABLE_INTR (1 << 0) macro
|
| H A D | r600.c | 3595 ih_cntl |= ENABLE_INTR; in r600_enable_interrupts()
3608 ih_cntl &= ~ENABLE_INTR; in r600_disable_interrupts()
|