Home
last modified time | relevance | path

Searched defs:ISPR (Results 1 - 15 of 15) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_sc000.h332 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm0plus.h335 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm1.h321 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm0.h321 __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm23.h358 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm7.h440 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm4.h425 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_sc300.h352 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm3.h352 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_starmc1.h502 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm35p.h491 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm33.h491 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm85.h522 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
H A Dcore_cm55.h501 __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ member
/third_party/icu/icu4c/source/test/cintltst/
H A Dcucdtst.c757 #define ISPR 0x100 macro
[all...]

Completed in 121 milliseconds