Home
last modified time | relevance | path

Searched refs:MPU_RASR_C_Pos (Results 1 - 7 of 7) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/m-profile/
H A Darmv7m_mpu.h89 (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_sc000.h602 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
603 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
H A Dcore_cm0plus.h586 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
587 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
H A Dcore_cm4.h1277 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
1278 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
H A Dcore_sc300.h1195 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
1196 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
H A Dcore_cm3.h1212 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
1213 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
H A Dcore_cm7.h1496 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ macro
1497 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */

Completed in 24 milliseconds