Home
last modified time | relevance | path

Searched refs:field_val (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Dvega10_ih.c589 uint32_t data, def, field_val; in vega10_ih_update_clockgating_state() local
593 field_val = enable ? 0 : 1; in vega10_ih_update_clockgating_state()
599 IH_BUFFER_MEM_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
602 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
604 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
606 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
608 DYN_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
610 REG_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
H A Dvega20_ih.c650 uint32_t data, def, field_val; in vega20_ih_update_clockgating_state() local
654 field_val = enable ? 0 : 1; in vega20_ih_update_clockgating_state()
656 IH_RETRY_INT_CAM_MEM_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
658 IH_BUFFER_MEM_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
660 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
662 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
664 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
666 DYN_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
668 REG_CLK_SOFT_OVERRIDE, field_val); in vega20_ih_update_clockgating_state()
H A Dih_v6_0.c632 uint32_t data, def, field_val; in ih_v6_0_update_clockgating_state() local
636 field_val = enable ? 0 : 1; in ih_v6_0_update_clockgating_state()
638 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in ih_v6_0_update_clockgating_state()
640 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in ih_v6_0_update_clockgating_state()
642 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in ih_v6_0_update_clockgating_state()
644 DYN_CLK_SOFT_OVERRIDE, field_val); in ih_v6_0_update_clockgating_state()
646 REG_CLK_SOFT_OVERRIDE, field_val); in ih_v6_0_update_clockgating_state()
H A Dih_v6_1.c633 uint32_t data, def, field_val; in ih_v6_1_update_clockgating_state() local
637 field_val = enable ? 0 : 1; in ih_v6_1_update_clockgating_state()
639 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in ih_v6_1_update_clockgating_state()
641 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in ih_v6_1_update_clockgating_state()
643 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in ih_v6_1_update_clockgating_state()
645 DYN_CLK_SOFT_OVERRIDE, field_val); in ih_v6_1_update_clockgating_state()
647 REG_CLK_SOFT_OVERRIDE, field_val); in ih_v6_1_update_clockgating_state()
H A Dnavi10_ih.c656 uint32_t data, def, field_val; in navi10_ih_update_clockgating_state() local
660 field_val = enable ? 0 : 1; in navi10_ih_update_clockgating_state()
662 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
664 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
666 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
668 DYN_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
670 REG_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
H A Damdgpu_psp.h465 uint32_t field_val, uint32_t mask, bool check_changed);
467 uint32_t field_val, uint32_t mask, uint32_t msec_timeout);
H A Damdgpu.h1227 #define REG_SET_FIELD(orig_val, reg, field, field_val) \
1229 (REG_FIELD_MASK(reg, field) & ((field_val) << REG_FIELD_SHIFT(reg, field))))
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Dvega10_ih.c683 uint32_t data, def, field_val; in vega10_ih_update_clockgating_state() local
687 field_val = enable ? 0 : 1; in vega10_ih_update_clockgating_state()
694 IH_RETRY_INT_CAM_MEM_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
696 IH_BUFFER_MEM_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
700 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
702 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
704 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
706 DYN_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
708 REG_CLK_SOFT_OVERRIDE, field_val); in vega10_ih_update_clockgating_state()
H A Dnavi10_ih.c766 uint32_t data, def, field_val; in navi10_ih_update_clockgating_state() local
770 field_val = enable ? 0 : 1; in navi10_ih_update_clockgating_state()
772 DBUS_MUX_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
774 OSSSYS_SHARE_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
776 LIMIT_SMN_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
778 DYN_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
780 REG_CLK_SOFT_OVERRIDE, field_val); in navi10_ih_update_clockgating_state()
H A Damdgpu_psp.h348 uint32_t field_val, uint32_t mask, bool check_changed);
H A Damdgpu.h1124 #define REG_SET_FIELD(orig_val, reg, field, field_val) \
1126 (REG_FIELD_MASK(reg, field) & ((field_val) << REG_FIELD_SHIFT(reg, field))))
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/
H A Dcgs_common.h123 #define CGS_REG_SET_FIELD(orig_val, reg, field, field_val) \
125 (CGS_REG_FIELD_MASK(reg, field) & ((field_val) << CGS_REG_FIELD_SHIFT(reg, field))))
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/
H A Dcgs_common.h123 #define CGS_REG_SET_FIELD(orig_val, reg, field, field_val) \
125 (CGS_REG_FIELD_MASK(reg, field) & ((field_val) << CGS_REG_FIELD_SHIFT(reg, field))))
/kernel/linux/linux-6.6/drivers/phy/cadence/
H A Dphy-cadence-torrent.c1269 u32 read_val, field_val; in cdns_torrent_dp_configure_rate() local
1276 ret = regmap_field_read(cdns_phy->phy_pma_pll_raw_ctrl, &field_val); in cdns_torrent_dp_configure_rate()
1279 field_val &= ~(cdns_phy->dp_pll); in cdns_torrent_dp_configure_rate()
1280 regmap_field_write(cdns_phy->phy_pma_pll_raw_ctrl, field_val); in cdns_torrent_dp_configure_rate()
1320 ret = regmap_field_read(cdns_phy->phy_pma_pll_raw_ctrl, &field_val); in cdns_torrent_dp_configure_rate()
1323 field_val |= cdns_phy->dp_pll; in cdns_torrent_dp_configure_rate()
1324 regmap_field_write(cdns_phy->phy_pma_pll_raw_ctrl, field_val); in cdns_torrent_dp_configure_rate()

Completed in 23 milliseconds