Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:PWM_DUTY_WIDTH
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-5.10/drivers/pwm/
H
A
D
pwm-tegra.c
52
#define
PWM_DUTY_WIDTH
8
macro
106
* per (1 <<
PWM_DUTY_WIDTH
) cycles and make sure to round to the
in tegra_pwm_config()
109
c *= (1 <<
PWM_DUTY_WIDTH
);
in tegra_pwm_config()
115
* min period = max clock limit >>
PWM_DUTY_WIDTH
in tegra_pwm_config()
121
* Compute the prescaler value for which (1 <<
PWM_DUTY_WIDTH
)
in tegra_pwm_config()
135
* Rate is multiplied with 2^
PWM_DUTY_WIDTH
so that it matches
in tegra_pwm_config()
145
required_clk_rate = DIV_ROUND_UP_ULL((u64)NSEC_PER_SEC <<
PWM_DUTY_WIDTH
,
in tegra_pwm_config()
156
rate = pc->clk_rate >>
PWM_DUTY_WIDTH
;
in tegra_pwm_config()
277
(NSEC_PER_SEC / (pwm->soc->max_frequency >>
PWM_DUTY_WIDTH
)) + 1;
in tegra_pwm_probe()
/kernel/linux/linux-6.6/drivers/pwm/
H
A
D
pwm-tegra.c
55
#define
PWM_DUTY_WIDTH
8
macro
108
* per (1 <<
PWM_DUTY_WIDTH
) cycles and make sure to round to the
in tegra_pwm_config()
111
c *= (1 <<
PWM_DUTY_WIDTH
);
in tegra_pwm_config()
117
* min period = max clock limit >>
PWM_DUTY_WIDTH
in tegra_pwm_config()
123
* Compute the prescaler value for which (1 <<
PWM_DUTY_WIDTH
)
in tegra_pwm_config()
137
* Rate is multiplied with 2^
PWM_DUTY_WIDTH
so that it matches
in tegra_pwm_config()
147
required_clk_rate = DIV_ROUND_UP_ULL((u64)NSEC_PER_SEC <<
PWM_DUTY_WIDTH
,
in tegra_pwm_config()
171
(u64)NSEC_PER_SEC <<
PWM_DUTY_WIDTH
);
in tegra_pwm_config()
321
(NSEC_PER_SEC / (pc->soc->max_frequency >>
PWM_DUTY_WIDTH
)) + 1;
in tegra_pwm_probe()
Completed in 2 milliseconds