Home
last modified time | relevance | path

Searched refs:timing (Results 1 - 25 of 34) sorted by relevance

12

/device/soc/rockchip/common/vendor/drivers/devfreq/
H A Drockchip_dmc.c120 struct dram_timing *timing; member
561 static void of_get_px30_timings(struct device *dev, struct device_node *np, uint32_t *timing) in of_get_px30_timings() argument
570 dts_timing = (struct px30_ddr_dts_config_timing *)(timing + DTS_PAR_OFFSET / 0x4); in of_get_px30_timings()
613 static void of_get_rk1808_timings(struct device *dev, struct device_node *np, uint32_t *timing) in of_get_rk1808_timings() argument
621 dts_timing = (struct rk1808_ddr_dts_config_timing *)(timing + DTS_PAR_OFFSET / 0x4); in of_get_rk1808_timings()
665 static void of_get_rk3128_timings(struct device *dev, struct device_node *np, uint32_t *timing) in of_get_rk3128_timings() argument
674 init_timing = (struct share_params *)timing; in of_get_rk3128_timings()
680 p = timing + DTS_PAR_OFFSET / 0x4; in of_get_rk3128_timings()
690 dts_timing = (struct rk3128_ddr_dts_config_timing *)(timing + DTS_PAR_OFFSET / 0x4); in of_get_rk3128_timings()
701 static uint32_t of_get_rk3228_timings(struct device *dev, struct device_node *np, uint32_t *timing) in of_get_rk3228_timings() argument
726 of_get_rk3288_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3288_timings() argument
762 of_get_rk3328_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3328_timings() argument
814 of_get_rv1126_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rv1126_timings() argument
868 struct rk3368_dram_timing *timing = NULL; of_get_rk3368_timings() local
915 struct rk3399_dram_timing *timing = NULL; of_get_rk3399_timings() local
1558 u32 *timing; rk3399_dmc_init() local
[all...]
/device/soc/rockchip/rk3588/kernel/drivers/devfreq/
H A Drockchip_dmc.c116 struct dram_timing *timing; member
568 struct device_node *np, uint32_t *timing) in of_get_px30_timings()
578 (struct px30_ddr_dts_config_timing *)(timing + in of_get_px30_timings()
626 struct device_node *np, uint32_t *timing) in of_get_rk1808_timings()
635 (struct rk1808_ddr_dts_config_timing *)(timing + in of_get_rk1808_timings()
687 struct device_node *np, uint32_t *timing) in of_get_rk3128_timings()
696 init_timing = (struct share_params *)timing; in of_get_rk3128_timings()
702 p = timing + DTS_PAR_OFFSET / 4; in of_get_rk3128_timings()
714 (struct rk3128_ddr_dts_config_timing *)(timing + in of_get_rk3128_timings()
727 struct device_node *np, uint32_t *timing) in of_get_rk3228_timings()
567 of_get_px30_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_px30_timings() argument
625 of_get_rk1808_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk1808_timings() argument
686 of_get_rk3128_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3128_timings() argument
726 of_get_rk3228_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3228_timings() argument
752 of_get_rk3288_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3288_timings() argument
792 of_get_rk3328_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rk3328_timings() argument
850 of_get_rv1126_timings(struct device *dev, struct device_node *np, uint32_t *timing) of_get_rv1126_timings() argument
914 struct rk3368_dram_timing *timing = NULL; of_get_rk3368_timings() local
978 struct rk3399_dram_timing *timing = NULL; of_get_rk3399_timings() local
1693 u32 *timing; rk3399_dmc_init() local
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hdmi/src/mkp/
H A Ddrv_hdmi_common.c191 hdmi_video_code_vic drv_hdmi_vic_search(hdmi_video_timing timing, hdmi_picture_aspect aspect, hi_bool _3d_enable) in drv_hdmi_vic_search() argument
198 if ((timing == video_id->timing) && (aspect == video_id->aspect_ratio)) { in drv_hdmi_vic_search()
206 * VIC = 0 when the timing is HDMI_3840X2160P24_16_9, HDMI_3840X2160P25_16_9, in drv_hdmi_vic_search()
241 video_timing = g_cea_video_codes_des[cnt].timing; in drv_hdmi_video_timing_get()
256 video_timing = g_h14b_hdmi_video_codes_4k[cnt].timing; in drv_hdmi_vsif_video_timing_get()
297 hdmi_video_def *drv_hdmi_vesa_format_param_get(hdmi_video_timing timing) in drv_hdmi_vesa_format_param_get() argument
305 if (tmp_fmt->timing == timing) { in drv_hdmi_vesa_format_param_get()
309 hdmi_warn("not support vic=%u\n", timing); in drv_hdmi_vesa_format_param_get()
[all...]
H A Ddrv_hdmi_compatibility.c39 hdmi_video_timing timing; member
45 hdmi_video_timing timing; member
65 /* name prod_code serial_no week year timing mute_pkg_en set(no use) mute_clr rpt rpt_cnt */
89 /* name prod_code serial_no week year timing fmt mute */
217 if ((hdmi_dev->attr.vo_attr.video_timing == sink_avmute->timing) || in drv_hdmi_compat_avmute_get()
218 (sink_avmute->timing == HDMI_VIDEO_TIMING_BUTT)) { in drv_hdmi_compat_avmute_get()
219 /* HDMI_VIDEO_TIMING_BUTT means all timing use the same config to the TV. */ in drv_hdmi_compat_avmute_get()
285 if ((hdmi_dev->attr.vo_attr.video_timing == sink_delay->timing) || in drv_hdmi_compat_delay_get()
286 (sink_delay->timing == HDMI_VIDEO_TIMING_BUTT)) { in drv_hdmi_compat_delay_get()
287 /* HDMI_VIDEO_TIMING_BUTT means all timing us in drv_hdmi_compat_delay_get()
[all...]
H A Ddrv_hdmi_common.h843 hdmi_video_timing timing; member
917 /* detect timing */
1075 hdmi_video_timing timing; member
1088 hdmi_video_timing timing; member
1360 hdmi_video_def *drv_hdmi_vesa_format_param_get(hdmi_video_timing timing);
/device/soc/rockchip/common/sdk_linux/drivers/mmc/host/
H A Dsdhci-of-dwcmshc.c113 static void dwcmshc_set_uhs_signaling(struct sdhci_host *host, unsigned int timing) in dwcmshc_set_uhs_signaling() argument
120 if ((timing == MMC_TIMING_MMC_HS200) || (timing == MMC_TIMING_UHS_SDR104)) { in dwcmshc_set_uhs_signaling()
122 } else if (timing == MMC_TIMING_UHS_SDR12) { in dwcmshc_set_uhs_signaling()
124 } else if ((timing == MMC_TIMING_UHS_SDR25) || (timing == MMC_TIMING_MMC_HS)) { in dwcmshc_set_uhs_signaling()
126 } else if (timing == MMC_TIMING_UHS_SDR50) { in dwcmshc_set_uhs_signaling()
128 } else if ((timing == MMC_TIMING_UHS_DDR50) || (timing == MMC_TIMING_MMC_DDR52)) { in dwcmshc_set_uhs_signaling()
130 } else if (timing in dwcmshc_set_uhs_signaling()
[all...]
H A Ddw_mmc-rockchip.c65 if (ios->bus_width == MMC_BUS_WIDTH_8 && ios->timing == MMC_TIMING_MMC_DDR52) { in dw_mci_rk3288_set_ios()
84 if (!IS_ERR(priv->sample_clk) && ios->timing <= MMC_TIMING_SD_HS) { in dw_mci_rk3288_set_ios()
125 switch (ios->timing) { in dw_mci_rk3288_set_ios()
/device/soc/rockchip/rk3588/kernel/drivers/phy/rockchip/
H A Dphy-rockchip-samsung-dcphy.c1374 const struct samsung_mipi_cphy_timing *timing; in samsung_mipi_cphy_timing_init() local
1378 timing = samsung_mipi_cphy_get_timing(samsung); in samsung_mipi_cphy_timing_init()
1387 val |= T_LPX(timing->lpx); in samsung_mipi_cphy_timing_init()
1393 val = T_HS_ZERO(timing->prebegin_3) | T_HS_PREPARE(timing->prepare_3); in samsung_mipi_cphy_timing_init()
1398 val = T_HS_EXIT(timing->hs_exit) | T_HS_TRAIL(timing->post_3); in samsung_mipi_cphy_timing_init()
1504 const struct samsung_mipi_dphy_timing *timing; in samsung_mipi_dphy_clk_lane_timing_init() local
1508 timing = samsung_mipi_dphy_get_timing(samsung); in samsung_mipi_dphy_clk_lane_timing_init()
1522 val |= T_LPX(timing in samsung_mipi_dphy_clk_lane_timing_init()
1549 const struct samsung_mipi_dphy_timing *timing; samsung_mipi_dphy_data_lane_timing_init() local
[all...]
/device/soc/hisilicon/common/platform/mmc/sdhci/
H A Dsdhci.c734 static void SdhciSetSdDriver(struct SdhciHost *host, enum MmcBusTiming timing) in SdhciSetSdDriver() argument
745 switch (timing) { in SdhciSetSdDriver()
772 static void SdhciSetEmmcDriver(struct SdhciHost *host, enum MmcBusTiming timing) in SdhciSetEmmcDriver() argument
778 switch (timing) { in SdhciSetEmmcDriver()
818 static void SdhciSetMmcIoDriver(struct SdhciHost *host, enum MmcBusTiming timing) in SdhciSetMmcIoDriver() argument
826 SdhciSetEmmcDriver(host, timing); in SdhciSetMmcIoDriver()
830 SdhciSetSdDriver(host, timing); in SdhciSetMmcIoDriver()
841 enum MmcBusTiming timing; in SdhciSetPhase() local
846 timing = host->mmc->curDev->workPara.timing; in SdhciSetPhase()
1071 SdhciSetUhsSignaling(struct SdhciHost *host, enum MmcBusTiming timing) SdhciSetUhsSignaling() argument
1095 SdhciSetBusTiming(struct MmcCntlr *cntlr, enum MmcBusTiming timing) SdhciSetBusTiming() argument
[all...]
/device/soc/hisilicon/common/platform/mmc/himci_v200/
H A Dhimci.c63 if (cntlr->curDev->workPara.timing == BUS_TIMING_MMC_HS200) { in HimciSetEmmcDrvCap()
65 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_MMC_HS) { in HimciSetEmmcDrvCap()
100 if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR104) { in HimciSetSdDrvCap()
102 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR50) { in HimciSetSdDrvCap()
104 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR25) { in HimciSetSdDrvCap()
106 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR12) { in HimciSetSdDrvCap()
108 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_SD_HS) { in HimciSetSdDrvCap()
139 if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR104) { in HimciSetSdioDrvCap()
141 } else if (cntlr->curDev->workPara.timing == BUS_TIMING_UHS_SDR50) { in HimciSetSdioDrvCap()
143 } else if (cntlr->curDev->workPara.timing in HimciSetSdioDrvCap()
979 HimciCfgPhase(struct HimciHost *host, enum MmcBusTiming timing) HimciCfgPhase() argument
1013 HimciSetBusTiming(struct MmcCntlr *cntlr, enum MmcBusTiming timing) HimciSetBusTiming() argument
[all...]
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hdmi/src/mkp/hal/ctrl/hisiv100/
H A Dhdmi_hal_intf.c234 video_path.timing = video_cfg->timing; in hal_hdmi_video_path_set()
430 hw_status->video_status.sync_sw_enable = video_stat.timing.sync_sw_enable; in hal_hdmi_hw_video_status_get()
431 hw_status->video_status.vsync_polarity = video_stat.timing.vsync_polarity; in hal_hdmi_hw_video_status_get()
432 hw_status->video_status.hsync_polarity = video_stat.timing.hsync_polarity; in hal_hdmi_hw_video_status_get()
433 hw_status->video_status.progressive = video_stat.timing.progressive; in hal_hdmi_hw_video_status_get()
434 hw_status->video_status.hsync_total = video_stat.timing.hsync_total; in hal_hdmi_hw_video_status_get()
435 hw_status->video_status.hactive_cnt = video_stat.timing.hactive_cnt; in hal_hdmi_hw_video_status_get()
436 hw_status->video_status.vsync_total = video_stat.timing.vsync_total; in hal_hdmi_hw_video_status_get()
437 hw_status->video_status.vactive_cnt = video_stat.timing in hal_hdmi_hw_video_status_get()
[all...]
H A Dhdmi_hal_ctrl.c1066 static hi_s32 ctrl_timming_decect_get(ctrl_timming_detect *timing) in ctrl_timming_decect_get() argument
1068 timing->sync_sw_enable = HI_FALSE; in ctrl_timming_decect_get()
1069 hdmi_reg_sync_polarity_force_set(timing->sync_sw_enable); in ctrl_timming_decect_get()
1071 timing->vsync_polarity = hdmi_reg_vsync_polarity_get() ? HI_TRUE : HI_FALSE; in ctrl_timming_decect_get()
1072 timing->hsync_polarity = hdmi_reg_hsync_polarity_get() ? HI_TRUE : HI_FALSE; in ctrl_timming_decect_get()
1073 timing->progressive = hdmi_reg_interlaced_get() ? HI_FALSE : HI_TRUE; in ctrl_timming_decect_get()
1074 timing->hsync_total = hdmi_reg_hsync_total_cnt_get(); in ctrl_timming_decect_get()
1075 timing->hactive_cnt = hdmi_reg_hsync_active_cnt_get(); in ctrl_timming_decect_get()
1076 timing->vsync_total = hdmi_reg_vsync_total_cnt_get(); in ctrl_timming_decect_get()
1077 timing in ctrl_timming_decect_get()
[all...]
H A Dhdmi_hal_ctrl.h42 hdmi_video_timing timing; member
84 ctrl_timming_detect timing; member
/device/soc/rockchip/common/sdk_linux/drivers/mmc/core/
H A Dsdio.c481 unsigned int bus_speed, timing; in sdio_set_bus_speed_mode() local
495 timing = MMC_TIMING_UHS_SDR12; in sdio_set_bus_speed_mode()
498 timing = MMC_TIMING_UHS_SDR104; in sdio_set_bus_speed_mode()
503 timing = MMC_TIMING_UHS_DDR50; in sdio_set_bus_speed_mode()
509 timing = MMC_TIMING_UHS_SDR50; in sdio_set_bus_speed_mode()
515 timing = MMC_TIMING_UHS_SDR25; in sdio_set_bus_speed_mode()
521 timing = MMC_TIMING_UHS_SDR12; in sdio_set_bus_speed_mode()
541 mmc_set_timing(card->host, timing); in sdio_set_bus_speed_mode()
579 ((card->host->ios.timing == MMC_TIMING_UHS_SDR50) || (card->host->ios.timing in mmc_sdio_init_uhs_card()
[all...]
H A Dcore.h54 void mmc_set_timing(struct mmc_host *host, unsigned int timing);
/device/soc/rockchip/common/sdk_linux/include/linux/mmc/
H A Dhost.h50 unsigned char timing; /* timing specification used */ member
309 #define MMC_CAP_MMC_HIGHSPEED (1 << 1) /* Can do MMC high-speed timing */
310 #define MMC_CAP_SD_HIGHSPEED (1 << 2) /* Can do SD high-speed timing */
556 return card->host->ios.timing == MMC_TIMING_SD_HS || card->host->ios.timing == MMC_TIMING_MMC_HS; in mmc_card_hs()
562 return card->host->ios.timing >= MMC_TIMING_UHS_SDR12 && card->host->ios.timing <= MMC_TIMING_UHS_DDR50; in mmc_card_uhs()
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/
H A Ddrm_edid.c67 /* Detail timing is in cm not mm */
69 /* Detailed timing descriptors have bogus size values, so just take the
2252 typedef void detailed_cb(struct detailed_timing *timing, void *closure);
2394 * standard_timing_level - get std. timing level(CVT/GTF/DMT)
2435 * @t: standard timing params
2437 * Take the standard timing params (in this case width, aspect, and refresh)
2579 * drm_mode_detailed - create a new mode from an EDID detailed timing section
2582 * @timing: EDID detailed timing info
2585 * An EDID detailed timing bloc
2588 drm_mode_detailed(struct drm_device *dev, struct edid *edid, struct detailed_timing *timing, u32 quirks) drm_mode_detailed() argument
2740 mode_in_range(const struct drm_display_mode *mode, struct edid *edid, struct detailed_timing *timing) mode_in_range() argument
2791 drm_dmt_modes_for_range(struct drm_connector *connector, struct edid *edid, struct detailed_timing *timing) drm_dmt_modes_for_range() argument
2823 drm_gtf_modes_for_range(struct drm_connector *connector, struct edid *edid, struct detailed_timing *timing) drm_gtf_modes_for_range() argument
2850 drm_cvt_modes_for_range(struct drm_connector *connector, struct edid *edid, struct detailed_timing *timing) drm_cvt_modes_for_range() argument
2878 do_inferred_modes(struct detailed_timing *timing, void *c) do_inferred_modes() argument
2926 drm_est3_modes(struct drm_connector *connector, struct detailed_timing *timing) drm_est3_modes() argument
2952 do_established_modes(struct detailed_timing *timing, void *c) do_established_modes() argument
3001 do_standard_modes(struct detailed_timing *timing, void *c) do_standard_modes() argument
3060 drm_cvt_modes(struct drm_connector *connector, struct detailed_timing *timing) drm_cvt_modes() argument
3110 do_cvt_mode(struct detailed_timing *timing, void *c) do_cvt_mode() argument
3139 do_detailed_mode(struct detailed_timing *timing, void *c) do_detailed_mode() argument
5147 get_monitor_range(struct detailed_timing *timing, void *info_monitor_range) get_monitor_range() argument
[all...]
/device/soc/rockchip/common/sdk_linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-dsidphy.c447 const struct inno_mipi_dphy_timing *timing; in inno_mipi_dphy_timing_init() local
491 timing = inno_mipi_dphy_get_timing(inno); in inno_mipi_dphy_timing_init()
502 lpx = timing->lpx; in inno_mipi_dphy_timing_init()
505 hs_prepare = timing->hs_prepare; in inno_mipi_dphy_timing_init()
506 hs_trail = timing->hs_trail; in inno_mipi_dphy_timing_init()
507 clk_lane_hs_zero = timing->clk_lane_hs_zero; in inno_mipi_dphy_timing_init()
508 data_lane_hs_zero = timing->data_lane_hs_zero; in inno_mipi_dphy_timing_init()
/device/soc/hisilicon/common/platform/mipi_dsi/
H A Dmipi_tx_hi35xx.c212 HDF_LOGE("%s: err when calc phy timing.", __func__); in MipiTxDrvGetPhyClkPrepare()
247 HDF_LOGE("%s: err when calc phy timing.", __func__); in MipiTxDrvGetPhyDataPrepare()
258 /* get global operation timing parameters. */
290 /* set global operation timing parameters. */
332 HDF_LOGI("%s:\n==========phy timing parameters=======", __func__); in MipiTxDrvSetPhyTimingParam()
376 /* get global operation timing parameters */ in MipiTxDrvSetPhyCfg()
378 /* set global operation timing parameters */ in MipiTxDrvSetPhyCfg()
559 /* timing config */ in MipiTxDrvSetControllerCfg()
594 dev.syncInfo.vidPktSize = cntlr->cfg.timing.xPixels; in GetDevCfg()
595 dev.syncInfo.vidHsaPixels = cntlr->cfg.timing in GetDevCfg()
[all...]
/device/soc/rockchip/common/sdk_linux/include/drm/bridge/
H A Ddw_mipi_dsi.h35 int (*get_timing)(void *priv_data, unsigned int lane_mbps, struct dw_mipi_dsi_dphy_timing *timing);
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/bridge/synopsys/
H A Ddw-mipi-dsi.c761 struct dw_mipi_dsi_dphy_timing timing; in dw_mipi_dsi_dphy_timing_config() local
765 ret = phy_ops->get_timing(dsi->plat_data->priv_data, dsi->lane_mbps, &timing); in dw_mipi_dsi_dphy_timing_config()
781 PHY_HS2LP_TIME_V131(timing.data_hs2lp) | PHY_LP2HS_TIME_V131(timing.data_lp2hs)); in dw_mipi_dsi_dphy_timing_config()
785 PHY_HS2LP_TIME(timing.data_hs2lp) | PHY_LP2HS_TIME(timing.data_lp2hs) | MAX_RD_TIME(0x2710)); in dw_mipi_dsi_dphy_timing_config()
788 dsi_write(dsi, DSI_PHY_TMR_LPCLK_CFG, PHY_CLKHS2LP_TIME(timing.clk_hs2lp) | PHY_CLKLP2HS_TIME(timing.clk_lp2hs)); in dw_mipi_dsi_dphy_timing_config()
/device/soc/rockchip/rk3588/kernel/drivers/mmc/host/
H A Dcqhci-core.c533 u8 timing; in cqhci_prep_dcmd_desc() local
537 timing = 0x1; in cqhci_prep_dcmd_desc()
541 timing = 0x0; in cqhci_prep_dcmd_desc()
544 timing = 0x1; in cqhci_prep_dcmd_desc()
556 CQHCI_CMD_TIMING(timing) | CQHCI_RESP_TYPE(resp_type)); in cqhci_prep_dcmd_desc()
561 pr_debug("%s: cqhci: dcmd: cmd: %d timing: %d resp: %d\n", in cqhci_prep_dcmd_desc()
562 mmc_hostname(mmc), mrq->cmd->opcode, timing, resp_type); in cqhci_prep_dcmd_desc()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/common/cipher/mbedtls_prepare/
H A DMakefile42 threading.o timing.o version.o \
/device/board/hisilicon/hispark_taurus/liteos_a/board/include/hisoc/
H A Dmmc.h162 void himci_cfg_phase(unsigned int devid, void *base, enum mmc_bus_timing timing);
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/panel/
H A Dpanel-simple.c662 struct display_timing *timing; in panel_dpi_probe() local
675 timing = devm_kzalloc(dev, sizeof(*timing), GFP_KERNEL); in panel_dpi_probe()
676 if (!timing) { in panel_dpi_probe()
680 ret = of_get_display_timing(np, "panel-timing", timing); in panel_dpi_probe()
682 dev_err(dev, "%pOF: no panel-timing node found for \"panel-dpi\" binding\n", np); in panel_dpi_probe()
686 desc->timings = timing; in panel_dpi_probe()
694 vm.flags = timing->flags; in panel_dpi_probe()
873 if (!of_get_display_timing(dev->of_node, "panel-timing", in panel_simple_probe()
4920 struct display_timing *timing; panel_simple_of_get_desc_data() local
[all...]

Completed in 56 milliseconds

12