Home
last modified time | relevance | path

Searched refs:val (Results 6476 - 6500 of 26863) sorted by relevance

1...<<251252253254255256257258259260>>...1075

/kernel/linux/linux-5.10/sound/core/seq/oss/
H A Dseq_oss_event.c31 static int set_control_event(struct seq_oss_devinfo *dp, int dev, int type, int ch, int param, int val, struct snd_seq_event *ev);
123 int val; in extended_event() local
142 val = (char)q->e.p1; in extended_event()
143 val = (val + 128) / 2; in extended_event()
145 q->e.chn, CTL_PAN, val, ev); in extended_event()
148 val = ((short)q->e.p3 << 8) | (short)q->e.p2; in extended_event()
154 q->e.chn, 0, val, ev); in extended_event()
159 q->e.chn, 0, val*128/100, ev); in extended_event()
163 q->e.chn, q->e.p1, val, e in extended_event()
390 set_control_event(struct seq_oss_devinfo *dp, int dev, int type, int ch, int param, int val, struct snd_seq_event *ev) set_control_event() argument
[all...]
/kernel/linux/linux-5.10/sound/soc/codecs/
H A Dmt6660.c45 static int mt6660_reg_write(void *context, unsigned int reg, unsigned int val) in mt6660_reg_write() argument
53 reg_data[size - i - 1] = (val >> (8 * i)) & 0xff; in mt6660_reg_write()
59 static int mt6660_reg_read(void *context, unsigned int reg, unsigned int *val) in mt6660_reg_read() argument
74 *val = reg_data; in mt6660_reg_read()
229 uint32_t val; member
277 mt6660_setting_table[i].val); in mt6660_component_setting()
417 unsigned int val; in _mt6660_chip_id_check() local
419 ret = regmap_read(chip->regmap, MT6660_REG_DEVID, &val); in _mt6660_chip_id_check()
422 val &= 0x0ff0; in _mt6660_chip_id_check()
423 if (val ! in _mt6660_chip_id_check()
448 unsigned int val; _mt6660_read_chip_revision() local
[all...]
/kernel/linux/linux-5.10/drivers/video/logo/
H A Dpnmtologo.c86 int c, val; in get_number() local
104 val = 0; in get_number()
106 val = 10*val+c-'0'; in get_number()
116 return val; in get_number()
121 unsigned int val = get_number(fp); in get_number255() local
122 return (255*val+maxval/2)/maxval; in get_number255()
286 unsigned char val, bit; in write_logo_mono() local
300 for (val = 0, bit = 0x80; bit && j < logo_width; j++, bit >>= 1) in write_logo_mono()
302 val | in write_logo_mono()
314 unsigned char val; write_logo_vga16() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_smp.c100 u32 val; in set_fifo_thresholds() local
103 val = (nblks * smp_entries_per_blk) / 4; in set_fifo_thresholds()
105 smp->pipe_reqprio_fifo_wm0[pipe] = val * 1; in set_fifo_thresholds()
106 smp->pipe_reqprio_fifo_wm1[pipe] = val * 2; in set_fifo_thresholds()
107 smp->pipe_reqprio_fifo_wm2[pipe] = val * 3; in set_fifo_thresholds()
223 u32 blk, val; in update_smp_state() local
229 val = smp->alloc_w[idx]; in update_smp_state()
233 val &= ~MDP5_SMP_ALLOC_W_REG_CLIENT0__MASK; in update_smp_state()
234 val |= MDP5_SMP_ALLOC_W_REG_CLIENT0(cid); in update_smp_state()
237 val in update_smp_state()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
H A Dgk20a.c68 u32 val; in gk20a_pllg_read_mnp() local
70 val = nvkm_rd32(device, GPCPLL_COEFF); in gk20a_pllg_read_mnp()
71 pll->m = (val >> GPCPLL_COEFF_M_SHIFT) & MASK(GPCPLL_COEFF_M_WIDTH); in gk20a_pllg_read_mnp()
72 pll->n = (val >> GPCPLL_COEFF_N_SHIFT) & MASK(GPCPLL_COEFF_N_WIDTH); in gk20a_pllg_read_mnp()
73 pll->pl = (val >> GPCPLL_COEFF_P_SHIFT) & MASK(GPCPLL_COEFF_P_WIDTH); in gk20a_pllg_read_mnp()
80 u32 val; in gk20a_pllg_write_mnp() local
82 val = (pll->m & MASK(GPCPLL_COEFF_M_WIDTH)) << GPCPLL_COEFF_M_SHIFT; in gk20a_pllg_write_mnp()
83 val |= (pll->n & MASK(GPCPLL_COEFF_N_WIDTH)) << GPCPLL_COEFF_N_SHIFT; in gk20a_pllg_write_mnp()
84 val |= (pll->pl & MASK(GPCPLL_COEFF_P_WIDTH)) << GPCPLL_COEFF_P_SHIFT; in gk20a_pllg_write_mnp()
85 nvkm_wr32(device, GPCPLL_COEFF, val); in gk20a_pllg_write_mnp()
259 u32 val; gk20a_pllg_enable() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/
H A Dsun8i_vi_layer.c24 u32 val, bld_base, ch_base; in sun8i_vi_layer_enable() local
33 val = SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN; in sun8i_vi_layer_enable()
35 val = 0; in sun8i_vi_layer_enable()
39 SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN, val); in sun8i_vi_layer_enable()
54 val = SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos); in sun8i_vi_layer_enable()
58 val, val); in sun8i_vi_layer_enable()
60 val = channel << SUN8I_MIXER_BLEND_ROUTE_PIPE_SHIFT(zpos); in sun8i_vi_layer_enable()
65 val); in sun8i_vi_layer_enable()
234 u32 val, ch_bas in sun8i_vi_layer_update_formats() local
[all...]
/kernel/linux/linux-5.10/drivers/pwm/
H A Dpwm-atmel.c104 unsigned long offset, unsigned long val) in atmel_pwm_writel()
106 writel_relaxed(val, chip->base + offset); in atmel_pwm_writel()
119 unsigned long val) in atmel_pwm_ch_writel()
123 atmel_pwm_writel(chip, base + offset, val); in atmel_pwm_ch_writel()
174 u32 val; in atmel_pwm_update_cdty() local
178 val = atmel_pwm_ch_readl(atmel_pwm, pwm->hwpwm, PWM_CMR); in atmel_pwm_update_cdty()
179 val &= ~PWM_CMR_UPD_CDTY; in atmel_pwm_update_cdty()
180 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWM_CMR, val); in atmel_pwm_update_cdty()
241 u32 pres, val; in atmel_pwm_apply() local
278 val in atmel_pwm_apply()
103 atmel_pwm_writel(struct atmel_pwm_chip *chip, unsigned long offset, unsigned long val) atmel_pwm_writel() argument
117 atmel_pwm_ch_writel(struct atmel_pwm_chip *chip, unsigned int ch, unsigned long offset, unsigned long val) atmel_pwm_ch_writel() argument
[all...]
H A Dpwm-sun4i.c107 u32 val, unsigned long offset) in sun4i_pwm_writel()
109 writel(val, chip->base + offset); in sun4i_pwm_writel()
118 u32 val; in sun4i_pwm_get_state() local
123 val = sun4i_pwm_readl(sun4i_pwm, PWM_CTRL_REG); in sun4i_pwm_get_state()
130 if ((val & BIT_CH(PWM_BYPASS, pwm->hwpwm)) && in sun4i_pwm_get_state()
139 if ((PWM_REG_PRESCAL(val, pwm->hwpwm) == PWM_PRESCAL_MASK) && in sun4i_pwm_get_state()
143 prescaler = prescaler_table[PWM_REG_PRESCAL(val, pwm->hwpwm)]; in sun4i_pwm_get_state()
148 if (val & BIT_CH(PWM_ACT_STATE, pwm->hwpwm)) in sun4i_pwm_get_state()
153 if ((val & BIT_CH(PWM_CLK_GATING | PWM_EN, pwm->hwpwm)) == in sun4i_pwm_get_state()
159 val in sun4i_pwm_get_state()
106 sun4i_pwm_writel(struct sun4i_pwm_chip *chip, u32 val, unsigned long offset) sun4i_pwm_writel() argument
236 u32 ctrl, duty = 0, period = 0, val; sun4i_pwm_apply() local
[all...]
/kernel/linux/linux-5.10/drivers/media/usb/gspca/
H A Dspca1528.c164 static void setbrightness(struct gspca_dev *gspca_dev, s32 val) in setbrightness() argument
166 reg_wb(gspca_dev, 0xc0, 0x0000, 0x00c0, val); in setbrightness()
169 static void setcontrast(struct gspca_dev *gspca_dev, s32 val) in setcontrast() argument
171 reg_wb(gspca_dev, 0xc1, 0x0000, 0x00c1, val); in setcontrast()
174 static void sethue(struct gspca_dev *gspca_dev, s32 val) in sethue() argument
176 reg_wb(gspca_dev, 0xc2, 0x0000, 0x0000, val); in sethue()
179 static void setcolor(struct gspca_dev *gspca_dev, s32 val) in setcolor() argument
181 reg_wb(gspca_dev, 0xc3, 0x0000, 0x00c3, val); in setcolor()
184 static void setsharpness(struct gspca_dev *gspca_dev, s32 val) in setsharpness() argument
186 reg_wb(gspca_dev, 0xc4, 0x0000, 0x00c4, val); in setsharpness()
[all...]
/kernel/linux/linux-5.10/drivers/media/usb/gspca/stv06xx/
H A Dstv06xx_hdcs.c105 u8 val; in hdcs_set_state() local
125 val = HDCS_SLEEP_MODE; in hdcs_set_state()
129 val = HDCS_RUN_ENABLE; in hdcs_set_state()
136 ret = stv06xx_write_sensor(sd, HDCS_REG_CONTROL(sd), val); in hdcs_set_state()
161 static int hdcs_set_exposure(struct gspca_dev *gspca_dev, __s32 val) in hdcs_set_exposure() argument
179 cycles = val * HDCS_CLK_FREQ_MHZ * 257; in hdcs_set_exposure()
246 val, rowexp, srowexp); in hdcs_set_exposure()
255 /* the voltage gain Av = (1 + 19 * val / 127) * (1 + bit7) */ in hdcs_set_gains()
268 static int hdcs_set_gain(struct gspca_dev *gspca_dev, __s32 val) in hdcs_set_gain() argument
270 gspca_dbg(gspca_dev, D_CONF, "Writing gain %d\n", val); in hdcs_set_gain()
522 u16 reg, val; hdcs_dump() local
[all...]
/kernel/linux/linux-5.10/drivers/pci/endpoint/
H A Dpci-ep-cfs.c207 u32 val; \
212 ret = kstrtou32(page, 0, &val); \
215 epf->header->_name = val; \
223 u16 val; \
228 ret = kstrtou16(page, 0, &val); \
231 epf->header->_name = val; \
239 u8 val; \
244 ret = kstrtou8(page, 0, &val); \
247 epf->header->_name = val; \
254 u8 val; in pci_epf_msi_interrupts_store() local
276 u16 val; pci_epf_msix_interrupts_store() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/sti/
H A Dsti_cursor.c82 static void cursor_dbg_vpo(struct seq_file *s, u32 val) in cursor_dbg_vpo() argument
84 seq_printf(s, "\txdo:%4d\tydo:%4d", val & 0x0FFF, (val >> 16) & 0x0FFF); in cursor_dbg_vpo()
87 static void cursor_dbg_size(struct seq_file *s, u32 val) in cursor_dbg_size() argument
89 seq_printf(s, "\t%d x %d", val & 0x07FF, (val >> 16) & 0x07FF); in cursor_dbg_size()
93 struct sti_cursor *cursor, u32 val) in cursor_dbg_pml()
95 if (cursor->pixmap.paddr == val) in cursor_dbg_pml()
100 struct sti_cursor *cursor, u32 val) in cursor_dbg_cml()
102 if (cursor->clut_paddr == val) in cursor_dbg_cml()
92 cursor_dbg_pml(struct seq_file *s, struct sti_cursor *cursor, u32 val) cursor_dbg_pml() argument
99 cursor_dbg_cml(struct seq_file *s, struct sti_cursor *cursor, u32 val) cursor_dbg_cml() argument
266 u32 val; sti_cursor_atomic_update() local
[all...]
/kernel/linux/linux-5.10/drivers/regulator/
H A Dmax77686-regulator.c122 unsigned int val, shift; in max77686_set_suspend_disable() local
127 val = MAX77686_OFF_PWRREQ; in max77686_set_suspend_disable()
130 rdev->desc->enable_mask, val << shift); in max77686_set_suspend_disable()
134 max77686->opmode[id] = val; in max77686_set_suspend_disable()
143 unsigned int val; in max77686_set_suspend_mode() local
152 val = MAX77686_LDO_LOWPOWER_PWRREQ; in max77686_set_suspend_mode()
155 val = max77686_map_normal_mode(max77686, id); in max77686_set_suspend_mode()
165 val << MAX77686_OPMODE_SHIFT); in max77686_set_suspend_mode()
169 max77686->opmode[id] = val; in max77686_set_suspend_mode()
177 unsigned int val; in max77686_ldo_set_suspend_mode() local
[all...]
H A Drtmv20-regulator.c132 unsigned int val; in rtmv20_lsw_get_current_limit() local
135 ret = regmap_read(rdev->regmap, rdev->desc->csel_reg, &val); in rtmv20_lsw_get_current_limit()
139 val &= rdev->desc->csel_mask; in rtmv20_lsw_get_current_limit()
140 val >>= ffs(rdev->desc->csel_mask) - 1; in rtmv20_lsw_get_current_limit()
142 return val * RTMV20_LSW_STEPUA + RTMV20_LSW_MINUA; in rtmv20_lsw_get_current_limit()
169 unsigned int val; in rtmv20_irq_handler() local
172 ret = regmap_read(priv->regmap, RTMV20_REG_LDIRQ, &val); in rtmv20_irq_handler()
178 if (val & OTPEVT_MASK) in rtmv20_irq_handler()
181 if (val & OCPEVT_MASK) in rtmv20_irq_handler()
184 if (val in rtmv20_irq_handler()
190 clamp_to_selector(u32 val, u32 min, u32 max, u32 step) clamp_to_selector() argument
280 unsigned int val; rtmv20_check_chip_exist() local
[all...]
/kernel/linux/linux-5.10/drivers/remoteproc/
H A Dqcom_q6v5_adsp.c104 unsigned int val; in qcom_adsp_shutdown() local
108 val = readl(adsp->qdsp6ss_base + RET_CFG_REG); in qcom_adsp_shutdown()
109 val |= 0x1; in qcom_adsp_shutdown()
110 writel(val, adsp->qdsp6ss_base + RET_CFG_REG); in qcom_adsp_shutdown()
116 adsp->halt_lpass + LPASS_PWR_ON_REG, &val); in qcom_adsp_shutdown()
117 if (ret || !val) in qcom_adsp_shutdown()
122 &val); in qcom_adsp_shutdown()
123 if (ret || val) in qcom_adsp_shutdown()
133 adsp->halt_lpass + LPASS_HALTACK_REG, &val); in qcom_adsp_shutdown()
134 if (ret || val || time_afte in qcom_adsp_shutdown()
186 unsigned int val; adsp_start() local
[all...]
/kernel/linux/linux-5.10/drivers/staging/comedi/drivers/
H A Dpcl711.c166 unsigned int val; in pcl711_ai_get_sample() local
168 val = inb(dev->iobase + PCL711_AI_MSB_REG) << 8; in pcl711_ai_get_sample()
169 val |= inb(dev->iobase + PCL711_AI_LSB_REG); in pcl711_ai_get_sample()
171 return val & s->maxdata; in pcl711_ai_get_sample()
358 unsigned int chan, unsigned int val) in pcl711_ao_write()
360 outb(val & 0xff, dev->iobase + PCL711_AO_LSB_REG(chan)); in pcl711_ao_write()
361 outb((val >> 8) & 0xff, dev->iobase + PCL711_AO_MSB_REG(chan)); in pcl711_ao_write()
370 unsigned int val = s->readback[chan]; in pcl711_ao_insn_write() local
374 val = data[i]; in pcl711_ao_insn_write()
375 pcl711_ao_write(dev, chan, val); in pcl711_ao_insn_write()
357 pcl711_ao_write(struct comedi_device *dev, unsigned int chan, unsigned int val) pcl711_ao_write() argument
387 unsigned int val; pcl711_di_insn_bits() local
[all...]
/kernel/linux/linux-6.6/drivers/mtd/lpddr/
H A Dlpddr2_nvm.c86 map_word val = { {0} }; in build_map_word() local
87 val.x[0] = myword; in build_map_word()
88 return val; in build_map_word()
96 u_int val = MR_CFGMASK; in build_mr_cfgmask() local
99 val = val << 16; in build_mr_cfgmask()
101 return val; in build_mr_cfgmask()
109 u_int val = SR_OK_DATAMASK; in build_sr_ok_datamask() local
112 val = (val << 1 in build_sr_ok_datamask()
122 u_long val = 0; ow_reg_add() local
[all...]
/kernel/linux/linux-6.6/drivers/media/usb/gspca/
H A Dspca1528.c164 static void setbrightness(struct gspca_dev *gspca_dev, s32 val) in setbrightness() argument
166 reg_wb(gspca_dev, 0xc0, 0x0000, 0x00c0, val); in setbrightness()
169 static void setcontrast(struct gspca_dev *gspca_dev, s32 val) in setcontrast() argument
171 reg_wb(gspca_dev, 0xc1, 0x0000, 0x00c1, val); in setcontrast()
174 static void sethue(struct gspca_dev *gspca_dev, s32 val) in sethue() argument
176 reg_wb(gspca_dev, 0xc2, 0x0000, 0x0000, val); in sethue()
179 static void setcolor(struct gspca_dev *gspca_dev, s32 val) in setcolor() argument
181 reg_wb(gspca_dev, 0xc3, 0x0000, 0x00c3, val); in setcolor()
184 static void setsharpness(struct gspca_dev *gspca_dev, s32 val) in setsharpness() argument
186 reg_wb(gspca_dev, 0xc4, 0x0000, 0x00c4, val); in setsharpness()
[all...]
/kernel/linux/linux-6.6/drivers/media/usb/gspca/stv06xx/
H A Dstv06xx_hdcs.c105 u8 val; in hdcs_set_state() local
125 val = HDCS_SLEEP_MODE; in hdcs_set_state()
129 val = HDCS_RUN_ENABLE; in hdcs_set_state()
136 ret = stv06xx_write_sensor(sd, HDCS_REG_CONTROL(sd), val); in hdcs_set_state()
161 static int hdcs_set_exposure(struct gspca_dev *gspca_dev, __s32 val) in hdcs_set_exposure() argument
179 cycles = val * HDCS_CLK_FREQ_MHZ * 257; in hdcs_set_exposure()
246 val, rowexp, srowexp); in hdcs_set_exposure()
255 /* the voltage gain Av = (1 + 19 * val / 127) * (1 + bit7) */ in hdcs_set_gains()
268 static int hdcs_set_gain(struct gspca_dev *gspca_dev, __s32 val) in hdcs_set_gain() argument
270 gspca_dbg(gspca_dev, D_CONF, "Writing gain %d\n", val); in hdcs_set_gain()
522 u16 reg, val; hdcs_dump() local
[all...]
/kernel/linux/linux-6.6/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_port.c28 u32 val, delay = 0; in lan966x_port_link_down() local
39 val = lan_rd(lan966x, AFI_PORT_FRM_OUT(port->chip_port)); in lan966x_port_link_down()
40 if (!AFI_PORT_FRM_OUT_FRM_OUT_CNT_GET(val)) in lan966x_port_link_down()
103 val = lan_rd(lan966x, QSYS_SW_STATUS(port->chip_port)); in lan966x_port_link_down()
104 if (!QSYS_SW_STATUS_EQ_AVAIL_GET(val)) in lan966x_port_link_down()
294 u32 val; in lan966x_port_status_get() local
296 val = lan_rd(lan966x, DEV_PCS1G_STICKY(port->chip_port)); in lan966x_port_status_get()
297 link_down = DEV_PCS1G_STICKY_LINK_DOWN_STICKY_GET(val); in lan966x_port_status_get()
299 lan_wr(val, lan966x, DEV_PCS1G_STICKY(port->chip_port)); in lan966x_port_status_get()
302 val in lan966x_port_status_get()
[all...]
/kernel/linux/linux-6.6/drivers/vfio/pci/
H A Dvfio_pci_igd.c297 u8 val; in vfio_pci_igd_cfg_rw() local
299 ret = pci_user_read_config_byte(pdev, pos, &val); in vfio_pci_igd_cfg_rw()
303 if (copy_to_user(buf + count - size, &val, 1)) in vfio_pci_igd_cfg_rw()
311 u16 val; in vfio_pci_igd_cfg_rw() local
314 ret = pci_user_read_config_word(pdev, pos, &val); in vfio_pci_igd_cfg_rw()
318 lval = cpu_to_le16(val); in vfio_pci_igd_cfg_rw()
327 u32 val; in vfio_pci_igd_cfg_rw() local
330 ret = pci_user_read_config_dword(pdev, pos, &val); in vfio_pci_igd_cfg_rw()
334 lval = cpu_to_le32(val); in vfio_pci_igd_cfg_rw()
343 u16 val; in vfio_pci_igd_cfg_rw() local
359 u8 val; vfio_pci_igd_cfg_rw() local
[all...]
/kernel/linux/linux-6.6/drivers/video/fbdev/aty/
H A Dradeonfb.h377 #define OUTREG8(addr,val) writeb(val, (rinfo->mmio_base)+addr)
379 #define OUTREG16(addr,val) writew(val, (rinfo->mmio_base)+addr)
381 #define OUTREG(addr,val) writel(val, (rinfo->mmio_base)+addr)
383 void _OUTREGP(struct radeonfb_info *rinfo, u32 addr, u32 val, u32 mask);
385 #define OUTREGP(addr,val,mask) _OUTREGP(rinfo, addr, val,mask)
419 void __OUTPLL(struct radeonfb_info *rinfo, unsigned int index, u32 val);
[all...]
/kernel/linux/linux-6.6/drivers/usb/dwc3/
H A Ddwc3-omap.c219 u32 val; in dwc3_omap_set_mailbox() local
231 val = dwc3_omap_read_utmi_ctrl(omap); in dwc3_omap_set_mailbox()
232 val &= ~USBOTGSS_UTMI_OTG_CTRL_IDDIG; in dwc3_omap_set_mailbox()
233 dwc3_omap_write_utmi_ctrl(omap, val); in dwc3_omap_set_mailbox()
237 val = dwc3_omap_read_utmi_ctrl(omap); in dwc3_omap_set_mailbox()
238 val &= ~USBOTGSS_UTMI_OTG_CTRL_SESSEND; in dwc3_omap_set_mailbox()
239 val |= USBOTGSS_UTMI_OTG_CTRL_VBUSVALID in dwc3_omap_set_mailbox()
241 dwc3_omap_write_utmi_ctrl(omap, val); in dwc3_omap_set_mailbox()
247 val = dwc3_omap_read_utmi_ctrl(omap); in dwc3_omap_set_mailbox()
248 val | in dwc3_omap_set_mailbox()
[all...]
/kernel/linux/linux-6.6/drivers/thunderbolt/
H A Deeprom.c96 static int tb_eeprom_out(struct tb_switch *sw, u8 val) in tb_eeprom_out() argument
104 ctl.fl_di = val & 0x80; in tb_eeprom_out()
108 val <<= 1; in tb_eeprom_out()
116 static int tb_eeprom_in(struct tb_switch *sw, u8 *val) in tb_eeprom_in() argument
123 *val = 0; in tb_eeprom_in()
125 *val <<= 1; in tb_eeprom_in()
129 *val |= ctl.fl_do; in tb_eeprom_in()
166 * tb_eeprom_read_n - read count bytes from offset into val
168 static int tb_eeprom_read_n(struct tb_switch *sw, u16 offset, u8 *val, in tb_eeprom_read_n() argument
193 res = tb_eeprom_in(sw, val in tb_eeprom_read_n()
203 u8 val = 0xff; tb_crc8() local
[all...]
/kernel/linux/linux-6.6/drivers/pwm/
H A Dpwm-atmel.c112 unsigned long offset, unsigned long val) in atmel_pwm_writel()
114 writel_relaxed(val, chip->base + offset); in atmel_pwm_writel()
127 unsigned long val) in atmel_pwm_ch_writel()
131 atmel_pwm_writel(chip, base + offset, val); in atmel_pwm_ch_writel()
243 u32 val; in atmel_pwm_update_cdty() local
247 val = atmel_pwm_ch_readl(atmel_pwm, pwm->hwpwm, PWM_CMR); in atmel_pwm_update_cdty()
248 val &= ~PWM_CMR_UPD_CDTY; in atmel_pwm_update_cdty()
249 atmel_pwm_ch_writel(atmel_pwm, pwm->hwpwm, PWM_CMR, val); in atmel_pwm_update_cdty()
299 u32 pres, val; in atmel_pwm_apply() local
342 val in atmel_pwm_apply()
111 atmel_pwm_writel(struct atmel_pwm_chip *chip, unsigned long offset, unsigned long val) atmel_pwm_writel() argument
125 atmel_pwm_ch_writel(struct atmel_pwm_chip *chip, unsigned int ch, unsigned long offset, unsigned long val) atmel_pwm_ch_writel() argument
[all...]

Completed in 25 milliseconds

1...<<251252253254255256257258259260>>...1075