Home
last modified time | relevance | path

Searched refs:reset (Results 4076 - 4100 of 7169) sorted by relevance

1...<<161162163164165166167168169170>>...287

/kernel/linux/linux-5.10/drivers/net/wireless/ti/wl1251/
H A Dspi.c51 wl1251_error("could not allocate cmd for spi reset"); in wl1251_spi_reset()
66 wl1251_dump(DEBUG_SPI, "spi reset -> ", cmd, WSPI_INIT_CMD_LEN); in wl1251_spi_reset()
221 .reset = wl1251_spi_reset_wake,
/kernel/linux/linux-5.10/drivers/phy/cadence/
H A Dcdns-dphy.c13 #include <linux/reset.h>
/kernel/linux/linux-5.10/drivers/phy/
H A Dphy-lgm-usb.c15 #include <linux/reset.h>
223 dev_err(dev, "%s reset not found\n", CTL_RESETS[i]); in phy_probe()
231 dev_err(dev, "%s reset not found\n", PHY_RESETS[i]); in phy_probe()
242 * Out-of-band reset of the controller after PHY reset will cause in phy_probe()
244 * reset only and leave the controller de-asserted here. in phy_probe()
/kernel/linux/linux-5.10/drivers/phy/qualcomm/
H A Dphy-qcom-snps-femto-v2.c18 #include <linux/reset.h>
78 * @phy_reset: phy reset control
335 dev_err(dev, "failed to get phy core reset\n"); in qcom_snps_hsphy_probe()
H A Dphy-qcom-usb-hs-28nm.c17 #include <linux/reset.h>
228 * The Femto PHY is POR reset in the following scenarios. in qcom_snps_hsphy_por_reset()
234 * out of reset. in qcom_snps_hsphy_por_reset()
249 * after the reset. in qcom_snps_hsphy_por_reset()
/kernel/linux/linux-5.10/drivers/net/wireless/ti/wlcore/
H A Dwlcore_i.h135 /* Cumulative counter of total released mem blocks since FW-reset */
188 void (*reset)(struct device *child); member
/kernel/linux/linux-5.10/drivers/soc/amlogic/
H A Dmeson-gx-pwrc-vpu.c15 #include <linux/reset.h>
309 dev_err(&pdev->dev, "failed to get reset lines\n"); in meson_gx_pwrc_vpu_probe()
/kernel/linux/linux-5.10/drivers/tty/serial/8250/
H A D8250_of.c17 #include <linux/reset.h>
/kernel/linux/linux-5.10/drivers/usb/dwc3/
H A Ddwc3-st.c29 #include <linux/reset.h>
85 * @rstc_rst: reset controller for softreset signal
246 dev_err(&pdev->dev, "could not get reset controller\n"); in st_dwc3_probe()
/kernel/linux/linux-5.10/drivers/usb/host/
H A Dohci-platform.c27 #include <linux/reset.h>
H A Dohci-st.c21 #include <linux/reset.h>
H A Dehci-pci.c89 /* called during probe() after chip reset completes */
106 * init and reset; they are located here too. in ehci_pci_setup()
372 .reset = ehci_pci_setup,
H A Dehci-orion.c128 * Stop and reset controller in orion_usb_phy_v1_setup()
136 * TBD: This need to be done after each reset! in orion_usb_phy_v1_setup()
176 * sbuscfg reg has to be set after usb controller reset, otherwise in ehci_orion_drv_reset()
204 .reset = ehci_orion_drv_reset,
H A Dehci-mv.c99 .reset = mv_ehci_reset,
/kernel/linux/linux-5.10/drivers/usb/gadget/legacy/
H A Ddbgp.c415 .reset = dbgp_disconnect,
/kernel/linux/linux-5.10/drivers/usb/renesas_usbhs/
H A Dcommon.h15 #include <linux/reset.h>
/kernel/linux/linux-5.10/drivers/video/fbdev/
H A Dsticore.h102 u32 reset : 1; /* hard reset the device? */ member
115 u32 retain_ie : 1; /* don't allow reset to clear int enables */
/kernel/linux/linux-5.10/net/netfilter/
H A Dnft_connlimit.c135 struct nft_object *obj, bool reset) in nft_connlimit_obj_dump()
134 nft_connlimit_obj_dump(struct sk_buff *skb, struct nft_object *obj, bool reset) nft_connlimit_obj_dump() argument
/kernel/linux/linux-5.10/net/sched/
H A Dsch_skbprio.c296 .reset = skbprio_reset,
H A Dsch_codel.c287 .reset = codel_reset,
/kernel/linux/linux-5.10/include/linux/
H A Dscmi_protocol.h196 * @num_domains_get: get the count of reset domains provided by SCMI
197 * @name_get: gets the name of a reset domain
198 * @latency_get: gets the reset latency for the specified reset domain
199 * @reset: resets the specified reset domain
200 * @assert: explicitly assert reset signal of the specified reset domain
201 * @deassert: explicitly deassert reset signal of the specified reset domai
207 int (*reset)(const struct scmi_handle *handle, u32 domain); global() member
[all...]
/kernel/linux/linux-5.10/sound/soc/au1x/
H A Dac97c.c179 printk(KERN_ERR "ac97c: codec not ready after cold reset\n"); in au1xac97c_ac97_cold_reset()
186 .reset = au1xac97c_ac97_cold_reset,
/kernel/linux/linux-5.10/sound/soc/cirrus/
H A Dep93xx-ac97.c188 dev_warn(info->dev, "codec warm reset timeout\n"); in ep93xx_ac97_warm_reset()
200 * For doing cold reset, we disable the AC97 controller interface, clear in ep93xx_ac97_cold_reset()
208 * Now, assert the reset and wait for the codec to become ready. in ep93xx_ac97_cold_reset()
213 dev_warn(info->dev, "codec cold reset timeout\n"); in ep93xx_ac97_cold_reset()
216 * Give the codec some time to come fully out from the reset. This way in ep93xx_ac97_cold_reset()
246 .reset = ep93xx_ac97_cold_reset,
/kernel/linux/linux-5.10/sound/arm/
H A Dpxa2xx-ac97.c58 .reset = pxa2xx_ac97_legacy_reset,
/kernel/linux/linux-5.10/sound/soc/img/
H A Dimg-parallel-out.c17 #include <linux/reset.h>
235 dev_err(&pdev->dev, "No top level reset found\n"); in img_prl_out_probe()

Completed in 22 milliseconds

1...<<161162163164165166167168169170>>...287