Home
last modified time | relevance | path

Searched refs:pins (Results 376 - 400 of 929) sorted by relevance

1...<<11121314151617181920>>...38

/kernel/linux/linux-5.10/drivers/pinctrl/freescale/
H A Dpinctrl-imx7d.c358 .pins = imx7d_pinctrl_pads,
364 .pins = imx7d_lpsr_pinctrl_pads,
H A Dpinctrl-imx6ul.c314 .pins = imx6ul_pinctrl_pads,
320 .pins = imx6ull_snvs_pinctrl_pads,
/kernel/linux/linux-5.10/drivers/pinctrl/nomadik/
H A Dpinctrl-ab8505.c14 /* All the pins that can be used for GPIO and some other functions */
46 * The names of the pins are denoted by GPIO number and ball name, even
95 * sysclkreq2_d_1 = first groups of pins for sysclkreq2 on default function
99 * all. When functions require pins on different altfunctions, you need
149 #define AB8505_PIN_GROUP(a, b) { .name = #a, .pins = a##_pins, \
253 * As this pins supports at least ALT_B mux, default mux is
264 * register is used to select the mux. As this pins doesn't support at
293 * pins 17 to 20 are special case, only bit 0 is used to select
294 * alternate function for these 4 pins.
361 .pins
[all...]
/kernel/linux/linux-5.10/drivers/usb/typec/ucsi/
H A Ddisplayport.c172 u32 pins = DP_CONF_GET_PIN_ASSIGN(dp->data.conf); in ucsi_displayport_configure() local
178 command = UCSI_CMD_SET_NEW_CAM(dp->con->num, 1, dp->offset, pins); in ucsi_displayport_configure()
/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/
H A Dsun4i_tcon.h123 #define SUN4I_TCON0_IO_TRI_DATA_PINS_DISABLE(pins) GENMASK(pins, 0)
/kernel/linux/linux-6.6/drivers/usb/typec/ucsi/
H A Ddisplayport.c186 u32 pins = DP_CONF_GET_PIN_ASSIGN(dp->data.conf); in ucsi_displayport_configure() local
192 command = UCSI_CMD_SET_NEW_CAM(dp->con->num, 1, dp->offset, pins); in ucsi_displayport_configure()
/kernel/linux/linux-6.6/drivers/pinctrl/freescale/
H A Dpinctrl-imx7d.c358 .pins = imx7d_pinctrl_pads,
364 .pins = imx7d_lpsr_pinctrl_pads,
H A Dpinctrl-imx6ul.c314 .pins = imx6ul_pinctrl_pads,
320 .pins = imx6ull_snvs_pinctrl_pads,
/kernel/linux/linux-6.6/drivers/pinctrl/intel/
H A Dpinctrl-meteorlake.c389 .pins = mtlp_pins,
579 .pins = mtls_pins,
H A Dpinctrl-intel.c296 const unsigned int **pins, unsigned int *npins) in intel_get_group_pins()
300 *pins = pctrl->soc->groups[group].grp.pins; in intel_get_group_pins()
402 * All pins in the groups needs to be accessible and writable in intel_pinmux_set_mux()
406 if (!intel_pad_usable(pctrl, grp->grp.pins[i])) { in intel_pinmux_set_mux()
417 padcfg0 = intel_get_padcfg(pctrl, grp->grp.pins[i], PADCFG0); in intel_pinmux_set_mux()
1643 pctrl->pctldesc.pins = pctrl->soc->pins; in intel_pinctrl_probe()
1734 * by userspace). It is possible that some pins are used by the in intel_pinctrl_should_save()
1743 * The firmware on some systems may configure GPIO pins t in intel_pinctrl_should_save()
295 intel_get_group_pins(struct pinctrl_dev *pctldev, unsigned int group, const unsigned int **pins, unsigned int *npins) intel_get_group_pins() argument
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/nomadik/
H A Dpinctrl-ab8505.c15 /* All the pins that can be used for GPIO and some other functions */
47 * The names of the pins are denoted by GPIO number and ball name, even
96 * sysclkreq2_d_1 = first groups of pins for sysclkreq2 on default function
100 * all. When functions require pins on different altfunctions, you need
150 #define AB8505_PIN_GROUP(a, b) { .name = #a, .pins = a##_pins, \
254 * As this pins supports at least ALT_B mux, default mux is
265 * register is used to select the mux. As this pins doesn't support at
294 * pins 17 to 20 are special case, only bit 0 is used to select
295 * alternate function for these 4 pins.
362 .pins
[all...]
/kernel/linux/linux-6.6/drivers/pinctrl/aspeed/
H A Dpinmux-aspeed.h10 * The ASPEED SoCs provide typically more than 200 pins for GPIO and other
56 * bit in the STRAP register. The ACPI bit configures signals on pins in
106 * Other video-input-related pins require an explicit state in SCU90[5:4], e.g.
144 * pins in the function's group to disable the higher-priority signals such
148 * it 18 pins of five priority levels, however the 18 pins only use three of
151 * Ultimately the requirement to control pins in the examples above drive the
217 * concern for the function of already allocated pins, if pin groups are
221 * Conversely, failing to allocate all pins in a group indicates some bits (as
222 * well as pins) require
764 const unsigned int *pins; global() member
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/sun4i/
H A Dsun4i_tcon.h124 #define SUN4I_TCON0_IO_TRI_DATA_PINS_DISABLE(pins) GENMASK(pins, 0)
/kernel/linux/linux-6.6/sound/soc/fsl/
H A Dfsl_sai.h237 unsigned int pins; member
270 unsigned int pins[2]; member
H A Dfsl_esai.c283 /* Set the direction of HCKT/HCKR pins */ in fsl_esai_set_dai_sysclk()
543 u32 pins = DIV_ROUND_UP(channels, esai_priv->slots); in fsl_esai_hw_params() local
577 (tx ? ESAI_xFCR_TE(pins) | ESAI_xFCR_TIEN : ESAI_xFCR_RE(pins)); in fsl_esai_hw_params()
652 u32 pins = DIV_ROUND_UP(channels, esai_priv->slots); in fsl_esai_trigger_start() local
676 tx ? ESAI_xCR_TE(pins) : ESAI_xCR_RE(pins)); in fsl_esai_trigger_start()
/kernel/linux/linux-5.10/drivers/usb/serial/
H A Df81534.c1335 const struct f81534_port_out_pin *pins; in f81534_set_port_output_pin() local
1358 pins = &f81534_port_out_pins[port_priv->phy_num]; in f81534_set_port_output_pin()
1360 for (i = 0; i < ARRAY_SIZE(pins->pin); ++i) { in f81534_set_port_output_pin()
1362 pins->pin[i].reg_addr, pins->pin[i].reg_mask, in f81534_set_port_output_pin()
1363 value & BIT(i) ? pins->pin[i].reg_mask : 0); in f81534_set_port_output_pin()
/kernel/linux/linux-5.10/sound/soc/fsl/
H A Dfsl_esai.c288 /* Set the direction of HCKT/HCKR pins */ in fsl_esai_set_dai_sysclk()
548 u32 pins = DIV_ROUND_UP(channels, esai_priv->slots); in fsl_esai_hw_params() local
582 (tx ? ESAI_xFCR_TE(pins) | ESAI_xFCR_TIEN : ESAI_xFCR_RE(pins)); in fsl_esai_hw_params()
657 u32 pins = DIV_ROUND_UP(channels, esai_priv->slots); in fsl_esai_trigger_start() local
681 tx ? ESAI_xCR_TE(pins) : ESAI_xCR_RE(pins)); in fsl_esai_trigger_start()
/kernel/linux/linux-5.10/drivers/pinctrl/
H A Dpinctrl-pistachio.c106 const struct pinctrl_pin_desc *pins; member
896 const unsigned **pins, in pistachio_pinctrl_get_group_pins()
901 *pins = &pctl->groups[group].pin; in pistachio_pinctrl_get_group_pins()
1452 pctl->pins = pistachio_pins; in pistachio_pinctrl_probe()
1461 pistachio_pinctrl_desc.pins = pctl->pins; in pistachio_pinctrl_probe()
894 pistachio_pinctrl_get_group_pins(struct pinctrl_dev *pctldev, unsigned group, const unsigned **pins, unsigned *num_pins) pistachio_pinctrl_get_group_pins() argument
/kernel/linux/linux-6.6/drivers/pinctrl/sunplus/
H A Dsppctl.c605 /* Special handling for IOP pins */ in sppctl_pin_config_set()
716 f->grps[g2fpm.g_idx].pins[i], in sppctl_set_mux()
769 const unsigned int **pins, unsigned int *num_pins) in sppctl_get_group_pins()
781 *pins = &sppctl_pins_gpio[selector]; in sppctl_get_group_pins()
793 *pins = f->grps[g2fpm.g_idx].pins; in sppctl_get_group_pins()
835 list = of_get_property(np_config, "sunplus,pins", &size); in sppctl_dt_node_to_map()
840 * sunplus,pins = < u32 u32 u32 ... >; in sppctl_dt_node_to_map()
845 * Bit 23~16: defines types: (1) fully-pinmux pins in sppctl_dt_node_to_map()
846 * (2) IO processor pins in sppctl_dt_node_to_map()
768 sppctl_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *num_pins) sppctl_get_group_pins() argument
[all...]
/kernel/linux/linux-6.6/drivers/usb/serial/
H A Df81534.c1316 const struct f81534_port_out_pin *pins; in f81534_set_port_output_pin() local
1339 pins = &f81534_port_out_pins[port_priv->phy_num]; in f81534_set_port_output_pin()
1341 for (i = 0; i < ARRAY_SIZE(pins->pin); ++i) { in f81534_set_port_output_pin()
1343 pins->pin[i].reg_addr, pins->pin[i].reg_mask, in f81534_set_port_output_pin()
1344 value & BIT(i) ? pins->pin[i].reg_mask : 0); in f81534_set_port_output_pin()
/kernel/linux/linux-6.6/drivers/pinctrl/nuvoton/
H A Dpinctrl-wpcm450.c478 #define WPCM450_GRP(x) { .name = #x, .pins = x ## _pins, \
852 const unsigned int **pins, in wpcm450_get_group_pins()
856 *pins = wpcm450_groups[selector].pins; in wpcm450_get_group_pins()
913 wpcm450_setfunc(pctrl->gcr_regmap, wpcm450_groups[group].pins, in wpcm450_pinmux_set_mux()
1010 .pins = wpcm450_pins,
850 wpcm450_get_group_pins(struct pinctrl_dev *pctldev, unsigned int selector, const unsigned int **pins, unsigned int *npins) wpcm450_get_group_pins() argument
/kernel/linux/linux-6.6/drivers/pinctrl/
H A Dpinctrl-pistachio.c107 const struct pinctrl_pin_desc *pins; member
897 const unsigned **pins, in pistachio_pinctrl_get_group_pins()
902 *pins = &pctl->groups[group].pin; in pistachio_pinctrl_get_group_pins()
1472 pctl->pins = pistachio_pins; in pistachio_pinctrl_probe()
1481 pistachio_pinctrl_desc.pins = pctl->pins; in pistachio_pinctrl_probe()
895 pistachio_pinctrl_get_group_pins(struct pinctrl_dev *pctldev, unsigned group, const unsigned **pins, unsigned *num_pins) pistachio_pinctrl_get_group_pins() argument
H A Dpinctrl-keembay.c86 * @pins: Array of GPIO pins using this Interrupt line
88 * @num_share: Number of pins currently using this Interrupt line
93 unsigned int pins[KEEMBAY_GPIO_MAX_PER_IRQ]; member
109 * @npins: Number of GPIO pins available
132 * @pins: Pin description structure
135 const struct pinctrl_pin_desc *pins; member
947 /* Change modes for pins in the selected group */ in keembay_set_mux()
948 pin = *grp->pins; in keembay_set_mux()
1264 * Each Interrupt line can be shared by up to 4 GPIO pins in keembay_gpio_irq_handler()
[all...]
/kernel/linux/linux-5.10/drivers/pinctrl/intel/
H A Dpinctrl-intel.c276 const unsigned int **pins, unsigned int *npins) in intel_get_group_pins()
280 *pins = pctrl->soc->groups[group].pins; in intel_get_group_pins()
381 * All pins in the groups needs to be accessible and writable in intel_pinmux_set_mux()
385 if (!intel_pad_usable(pctrl, grp->pins[i])) { in intel_pinmux_set_mux()
396 padcfg0 = intel_get_padcfg(pctrl, grp->pins[i], PADCFG0); in intel_pinmux_set_mux()
1534 pctrl->pctldesc.pins = pctrl->soc->pins; in intel_pinctrl_probe()
1625 * by userspace). It is possible that some pins are used by the in intel_pinctrl_should_save()
1634 * The firmware on some systems may configure GPIO pins t in intel_pinctrl_should_save()
275 intel_get_group_pins(struct pinctrl_dev *pctldev, unsigned int group, const unsigned int **pins, unsigned int *npins) intel_get_group_pins() argument
[all...]
/kernel/linux/linux-5.10/drivers/pinctrl/sirf/
H A Dpinctrl-sirf.c64 const unsigned **pins, in sirfsoc_get_group_pins()
67 *pins = sirfsoc_pin_groups[selector].pins; in sirfsoc_get_group_pins()
96 ret = of_property_count_strings(np, "sirf,pins"); in sirfsoc_dt_node_to_map()
116 of_property_for_each_string(np, "sirf,pins", prop, group) { in sirfsoc_dt_node_to_map()
314 sirfsoc_pinmux_desc.pins = pdata->pads; in sirfsoc_pinmux_probe()
318 /* Now register the pin controller and all pins it handles */ in sirfsoc_pinmux_probe()
62 sirfsoc_get_group_pins(struct pinctrl_dev *pctldev, unsigned selector, const unsigned **pins, unsigned *num_pins) sirfsoc_get_group_pins() argument

Completed in 32 milliseconds

1...<<11121314151617181920>>...38