Home
last modified time | relevance | path

Searched refs:base (Results 6026 - 6050 of 11946) sorted by relevance

1...<<241242243244245246247248249250>>...478

/kernel/linux/linux-5.10/arch/powerpc/mm/nohash/
H A Dfsl_booke.c217 unsigned long __init mmu_mapin_ram(unsigned long base, unsigned long top) in mmu_mapin_ram() argument
280 unsigned long base = kernstart_virt_addr; in relocate_init() local
308 base &= ~0x3ffffff; in relocate_init()
309 virt_phys_offset = base - start; in relocate_init()
/kernel/linux/linux-5.10/arch/x86/include/asm/
H A Ddesc.h366 static inline void set_desc_base(struct desc_struct *desc, unsigned long base) in set_desc_base() argument
368 desc->base0 = base & 0xffff; in set_desc_base()
369 desc->base1 = (base >> 16) & 0xff; in set_desc_base()
370 desc->base2 = (base >> 24) & 0xff; in set_desc_base()
/kernel/linux/linux-5.10/arch/alpha/kernel/
H A Dprocess.c366 unsigned long base = (unsigned long)task_stack_page(t); in thread_saved_pc() local
369 if (sp > base && sp+6*8 < base + 16*1024) { in thread_saved_pc()
371 if (fp > sp && fp < base + 16*1024) in thread_saved_pc()
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk.h18 * @reg_base: virtual address for the register base.
229 * @offset: clock register offset from the controller base address.
317 struct device_node *np, void __iomem *base,
352 unsigned int nr_clk, void __iomem *base);
376 extern void samsung_clk_save(void __iomem *base,
379 extern void samsung_clk_restore(void __iomem *base,
/kernel/linux/linux-5.10/drivers/clk/hisilicon/
H A Dclk-hix5hd2.c256 void __iomem *base = data->base; in hix5hd2_clk_register_complex() local
279 p_clk->ctrl_reg = base + clks[i].ctrl_reg; in hix5hd2_clk_register_complex()
282 p_clk->phy_reg = base + clks[i].phy_reg; in hix5hd2_clk_register_complex()
/kernel/linux/linux-5.10/drivers/clk/sunxi-ng/
H A Dccu_mux.c30 reg = readl(common->base + common->reg); in ccu_mux_get_prediv()
162 reg = readl(common->base + common->reg); in ccu_mux_helper_get_parent()
190 reg = readl(common->base + common->reg); in ccu_mux_helper_set_parent()
192 writel(reg | (index << cm->shift), common->base + common->reg); in ccu_mux_helper_set_parent()
/kernel/linux/linux-5.10/drivers/clocksource/
H A Dtimer-tegra.c305 unsigned int base = tegra_base_for_cpu(cpu, tegra20); in tegra_init_timer() local
318 cpu_to->of_base.base = timer_reg_base + base; in tegra_init_timer()
366 to->of_base.base = timer_reg_base; in tegra_init_timer()
/kernel/linux/linux-5.10/arch/arm64/kvm/vgic/
H A Dvgic.h297 bool vgic_v3_rdist_overlap(struct kvm *kvm, gpa_t base, size_t size);
299 static inline bool vgic_dist_overlap(struct kvm *kvm, gpa_t base, size_t size) in vgic_dist_overlap() argument
303 return (base + size > d->vgic_dist_base) && in vgic_dist_overlap()
304 (base < d->vgic_dist_base + KVM_VGIC_V3_DIST_SIZE); in vgic_dist_overlap()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_mmhubbub.c37 mcif_wb20->base.ctx
315 mcif_wb20->base.ctx = ctx; in dcn20_mmhubbub_construct()
317 mcif_wb20->base.inst = inst; in dcn20_mmhubbub_construct()
318 mcif_wb20->base.funcs = &dcn20_mmhubbub_funcs; in dcn20_mmhubbub_construct()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_hubbub.c33 hubbub1->base.ctx
35 hubbub1->base.ctx->logger
408 hubbub3->base.ctx = ctx; in hubbub3_construct()
409 hubbub3->base.funcs = &hubbub30_funcs; in hubbub3_construct()
/kernel/linux/linux-5.10/drivers/mtd/nand/raw/
H A Dfsl_upm.c23 struct nand_controller base; member
52 fun->chip.controller = &fun->base; in fun_chip_init()
226 nand_controller_init(&fun->base); in fun_probe()
227 fun->base.ops = &fun_ops; in fun_probe()
/kernel/linux/linux-6.6/arch/arm64/include/asm/
H A Dkvm_asm.h113 unsigned long base, off; \
114 base = kvm_nvhe_sym(kvm_arm_hyp_percpu_base)[cpu]; \
117 base ? (typeof(CHOOSE_NVHE_SYM(sym))*)(base + off) : NULL; \
188 * @stack_base: hyp VA of the hyp_stack base.
189 * @overflow_stack_base: hyp VA of the hyp_overflow_stack base.
/kernel/linux/linux-6.6/arch/alpha/kernel/
H A Dprocess.c362 unsigned long base = (unsigned long)task_stack_page(t); in thread_saved_pc() local
365 if (sp > base && sp+6*8 < base + 16*1024) { in thread_saved_pc()
367 if (fp > sp && fp < base + 16*1024) in thread_saved_pc()
/kernel/linux/linux-6.6/arch/arm/mach-omap1/
H A Dsleep.S71 @ load base address of Traffic Controller
97 @ load base address of ARM_IDLECT1 and ARM_IDLECT2
151 @ Load base address of Traffic Controller
167 @ Load base address of ARM_IDLECT1 and ARM_IDLECT2
/kernel/linux/linux-6.6/arch/powerpc/mm/nohash/
H A De500.c238 unsigned long __init mmu_mapin_ram(unsigned long base, unsigned long top) in mmu_mapin_ram() argument
316 unsigned long base = kernstart_virt_addr; in relocate_init() local
344 base &= ~0x3ffffff; in relocate_init()
345 virt_phys_offset = base - start; in relocate_init()
/kernel/linux/linux-6.6/arch/mips/sibyte/bcm1480/
H A Dirq.c311 unsigned long base; in dispatch_ip2() local
318 base = A_BCM1480_IMR_MAPPER(cpu); in dispatch_ip2()
320 IOADDR(base + R_BCM1480_IMR_INTERRUPT_STATUS_BASE_H)); in dispatch_ip2()
322 IOADDR(base + R_BCM1480_IMR_INTERRUPT_STATUS_BASE_L)); in dispatch_ip2()
/kernel/linux/linux-6.6/arch/mips/txx9/generic/
H A Dsetup_tx4927.c196 unsigned long base, size; in tx4927_setup() local
199 base = (unsigned long)(cr >> 49) << 21; in tx4927_setup()
203 tx4927_sdram_resource[i].start = base; in tx4927_setup()
204 tx4927_sdram_resource[i].end = base + size - 1; in tx4927_setup()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_dsb.c97 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in intel_dsb_indexed_reg_write()
173 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in intel_dsb_reg_write()
207 struct drm_device *dev = crtc->base.dev; in intel_dsb_commit()
263 struct drm_i915_private *i915 = to_i915(crtc->base.dev); in intel_dsb_prepare()
/kernel/linux/linux-5.10/drivers/misc/
H A Dcs5535-mfgpt.c37 resource_size_t base; member
230 return inw(timer->chip->base + reg + (timer->nr * 8)); in cs5535_mfgpt_read()
237 outw(value, timer->chip->base + reg + (timer->nr * 8)); in cs5535_mfgpt_write()
327 /* There are two ways to get the MFGPT base address; one is by in cs5535_mfgpt_probe()
346 cs5535_mfgpt_chip.base = res->start; in cs5535_mfgpt_probe()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
H A Dgt215.c65 pmu->send.base)); in gt215_pmu_send()
105 pmu->recv.base)); in gt215_pmu_recv()
228 pmu->send.base = nvkm_rd32(device, 0x10a4d0) & 0x0000ffff; in gt215_pmu_init()
237 pmu->recv.base = nvkm_rd32(device, 0x10a4dc) & 0x0000ffff; in gt215_pmu_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/adreno/
H A Da5xx_preempt.c79 struct msm_gpu *gpu = &a5xx_gpu->base.base; in a5xx_preempt_timer()
227 struct adreno_gpu *adreno_gpu = &a5xx_gpu->base; in preempt_init_ring()
228 struct msm_gpu *gpu = &adreno_gpu->base; in preempt_init_ring()
/kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/
H A Domap_fbdev.c23 #define to_omap_fbdev(x) container_of(x, struct omap_fbdev, base)
26 struct drm_fb_helper base; member
40 struct fb_info *fbi = fbdev->base.fbdev; in pan_worker()
241 helper = &fbdev->base; in omap_fbdev_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/hisilicon/kirin/
H A Dkirin_drm_drv.c120 ctx = driver_data->alloc_hw_ctx(pdev, &kirin_priv->crtc.base); in kirin_drm_private_init()
137 ret = kirin_drm_plane_init(dev, &kirin_priv->planes[ch].base, in kirin_drm_private_init()
146 prim_plane = &kirin_priv->planes[driver_data->prim_plane].base; in kirin_drm_private_init()
147 ret = kirin_drm_crtc_init(dev, &kirin_priv->crtc.base, in kirin_drm_private_init()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gem/
H A Di915_gem_tiling.c120 struct drm_i915_private *i915 = to_i915(obj->base.dev); in i915_tiling_ok()
184 struct i915_ggtt *ggtt = &to_i915(obj->base.dev)->ggtt; in i915_gem_object_fence_prepare()
223 struct drm_i915_private *i915 = to_i915(obj->base.dev); in i915_gem_object_set_tiling()
303 obj->bit_17 = bitmap_zalloc(obj->base.size >> PAGE_SHIFT, in i915_gem_object_set_tiling()
/kernel/linux/linux-5.10/drivers/iio/adc/
H A Dstm32-dfsdm-core.c229 priv->dfsdm.base = devm_platform_get_and_ioremap_resource(pdev, 0, in stm32_dfsdm_parse_of()
231 if (IS_ERR(priv->dfsdm.base)) in stm32_dfsdm_parse_of()
232 return PTR_ERR(priv->dfsdm.base); in stm32_dfsdm_parse_of()
335 dfsdm->base, in stm32_dfsdm_probe()

Completed in 18 milliseconds

1...<<241242243244245246247248249250>>...478