Home
last modified time | relevance | path

Searched refs:SCB_DCCISW_SET_Pos (Results 1 - 7 of 7) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/m-profile/
H A Darmv7m_cachel1.h229 SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_DisableDCache()
334 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_CleanInvalidateDCache()
/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_starmc1.h974 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
975 #define SCB_DCCISW_SET_Msk (0xFFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
3237 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_DisableDCache()
3342 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | in SCB_CleanInvalidateDCache()
H A Dcore_cm35p.h941 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
942 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
H A Dcore_cm33.h941 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
942 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
H A Dcore_cm7.h847 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
848 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
H A Dcore_cm85.h1023 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
1024 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
H A Dcore_cm55.h1002 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ macro
1003 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */

Completed in 54 milliseconds