Home
last modified time | relevance | path

Searched refs:train (Results 1 - 13 of 13) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/tegra/
H A Ddp.c437 * @train: DisplayPort link training state
439 void drm_dp_link_train_init(struct drm_dp_link_train *train) in drm_dp_link_train_init() argument
441 struct drm_dp_link_train_set *request = &train->request; in drm_dp_link_train_init()
442 struct drm_dp_link_train_set *adjust = &train->adjust; in drm_dp_link_train_init()
456 train->pattern = DP_TRAINING_PATTERN_DISABLE; in drm_dp_link_train_init()
457 train->clock_recovered = false; in drm_dp_link_train_init()
458 train->channel_equalized = false; in drm_dp_link_train_init()
461 static bool drm_dp_link_train_valid(const struct drm_dp_link_train *train) in drm_dp_link_train_valid() argument
463 return train->clock_recovered && train in drm_dp_link_train_valid()
567 drm_dp_link_train_adjust(struct drm_dp_link_train *train) drm_dp_link_train_adjust() argument
[all...]
H A Ddp.h157 * @train: DP link training state
159 struct drm_dp_link_train train; member
174 void drm_dp_link_train_init(struct drm_dp_link_train *train);
H A Dsor.c810 u8 vs = link->train.request.voltage_swing[i]; in tegra_sor_dp_link_apply_training()
811 u8 pe = link->train.request.pre_emphasis[i]; in tegra_sor_dp_link_apply_training()
812 u8 pc = link->train.request.post_cursor[i]; in tegra_sor_dp_link_apply_training()
822 switch (link->train.pattern) { in tegra_sor_dp_link_apply_training()
/kernel/linux/linux-6.6/drivers/gpu/drm/tegra/
H A Ddp.c437 * @train: DisplayPort link training state
439 void drm_dp_link_train_init(struct drm_dp_link_train *train) in drm_dp_link_train_init() argument
441 struct drm_dp_link_train_set *request = &train->request; in drm_dp_link_train_init()
442 struct drm_dp_link_train_set *adjust = &train->adjust; in drm_dp_link_train_init()
456 train->pattern = DP_TRAINING_PATTERN_DISABLE; in drm_dp_link_train_init()
457 train->clock_recovered = false; in drm_dp_link_train_init()
458 train->channel_equalized = false; in drm_dp_link_train_init()
461 static bool drm_dp_link_train_valid(const struct drm_dp_link_train *train) in drm_dp_link_train_valid() argument
463 return train->clock_recovered && train in drm_dp_link_train_valid()
576 drm_dp_link_train_adjust(struct drm_dp_link_train *train) drm_dp_link_train_adjust() argument
[all...]
H A Ddp.h157 * @train: DP link training state
159 struct drm_dp_link_train train; member
174 void drm_dp_link_train_init(struct drm_dp_link_train *train);
H A Dsor.c811 u8 vs = link->train.request.voltage_swing[i]; in tegra_sor_dp_link_apply_training()
812 u8 pe = link->train.request.pre_emphasis[i]; in tegra_sor_dp_link_apply_training()
813 u8 pc = link->train.request.post_cursor[i]; in tegra_sor_dp_link_apply_training()
823 switch (link->train.pattern) { in tegra_sor_dp_link_apply_training()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
H A Dramgt215.c100 gt215_link_train_calc(u32 *vals, struct gt215_ltrain *train) in gt215_link_train_calc() argument
138 train->r_100720 = 0; in gt215_link_train_calc()
143 train->r_100720 |= ((median[i] & 0x0f) << (i << 2)); in gt215_link_train_calc()
146 train->r_1111e0 = 0x02000000 | (bin * 0x101); in gt215_link_train_calc()
147 train->r_111400 = 0x0; in gt215_link_train_calc()
156 struct gt215_ltrain *train = &ram->ltrain; in gt215_link_train() local
178 train->state = NVA3_TRAIN_EXEC; in gt215_link_train()
200 /* XXX: Magic writes that improve train reliability? */ in gt215_link_train()
223 ram_wr32(fuc, 0x100720, train->r_100720); in gt215_link_train()
224 ram_wr32(fuc, 0x1111e0, train in gt215_link_train()
280 struct gt215_ltrain *train = &ram->ltrain; gt215_link_train_init() local
496 struct gt215_ltrain *train = &ram->ltrain; gt215_ram_calc() local
[all...]
H A Dramgk104.c1272 struct gk104_ram_train *train) in gk104_ram_train_type()
1278 struct nvbios_M0209S *remap = &train->remap; in gk104_ram_train_type()
1288 case 0x00: value = &train->type00; break; in gk104_ram_train_type()
1289 case 0x01: value = &train->type01; break; in gk104_ram_train_type()
1290 case 0x04: value = &train->type04; break; in gk104_ram_train_type()
1291 case 0x06: value = &train->type06; break; in gk104_ram_train_type()
1292 case 0x07: value = &train->type07; break; in gk104_ram_train_type()
1293 case 0x08: value = &train->type08; break; in gk104_ram_train_type()
1294 case 0x09: value = &train->type09; break; in gk104_ram_train_type()
1327 train in gk104_ram_train_type()
1271 gk104_ram_train_type(struct nvkm_ram *ram, int i, u8 ramcfg, struct gk104_ram_train *train) gk104_ram_train_type() argument
1332 gk104_ram_train_init_0(struct nvkm_ram *ram, struct gk104_ram_train *train) gk104_ram_train_init_0() argument
1371 struct gk104_ram_train *train; gk104_ram_train_init() local
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
H A Dramgt215.c100 gt215_link_train_calc(u32 *vals, struct gt215_ltrain *train) in gt215_link_train_calc() argument
138 train->r_100720 = 0; in gt215_link_train_calc()
143 train->r_100720 |= ((median[i] & 0x0f) << (i << 2)); in gt215_link_train_calc()
146 train->r_1111e0 = 0x02000000 | (bin * 0x101); in gt215_link_train_calc()
147 train->r_111400 = 0x0; in gt215_link_train_calc()
156 struct gt215_ltrain *train = &ram->ltrain; in gt215_link_train() local
178 train->state = NVA3_TRAIN_EXEC; in gt215_link_train()
200 /* XXX: Magic writes that improve train reliability? */ in gt215_link_train()
223 ram_wr32(fuc, 0x100720, train->r_100720); in gt215_link_train()
224 ram_wr32(fuc, 0x1111e0, train in gt215_link_train()
280 struct gt215_ltrain *train = &ram->ltrain; gt215_link_train_init() local
496 struct gt215_ltrain *train = &ram->ltrain; gt215_ram_calc() local
[all...]
H A Dramgk104.c1272 struct gk104_ram_train *train) in gk104_ram_train_type()
1278 struct nvbios_M0209S *remap = &train->remap; in gk104_ram_train_type()
1288 case 0x00: value = &train->type00; break; in gk104_ram_train_type()
1289 case 0x01: value = &train->type01; break; in gk104_ram_train_type()
1290 case 0x04: value = &train->type04; break; in gk104_ram_train_type()
1291 case 0x06: value = &train->type06; break; in gk104_ram_train_type()
1292 case 0x07: value = &train->type07; break; in gk104_ram_train_type()
1293 case 0x08: value = &train->type08; break; in gk104_ram_train_type()
1294 case 0x09: value = &train->type09; break; in gk104_ram_train_type()
1327 train in gk104_ram_train_type()
1271 gk104_ram_train_type(struct nvkm_ram *ram, int i, u8 ramcfg, struct gk104_ram_train *train) gk104_ram_train_type() argument
1332 gk104_ram_train_init_0(struct nvkm_ram *ram, struct gk104_ram_train *train) gk104_ram_train_init_0() argument
1371 struct gk104_ram_train *train; gk104_ram_train_init() local
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/edp/
H A Dedp_ctrl.c536 static void edp_host_train_set(struct edp_ctrl *ctrl, u32 train) in edp_host_train_set() argument
540 u32 shift = train - 1; in edp_host_train_set()
542 DBG("train=%d", train); in edp_host_train_set()
552 pr_err("%s: set link_train=%d failed\n", __func__, train); in edp_host_train_set()
/kernel/linux/linux-5.10/drivers/gpu/drm/xlnx/
H A Dzynqmp_dp.c607 * zynqmp_dp_adjust_train - Adjust train values
662 u8 train = dp->train_set[i]; in zynqmp_dp_update_vs_emph() local
664 opts.dp.voltage[0] = (train & DP_TRAIN_VOLTAGE_SWING_MASK) in zynqmp_dp_update_vs_emph()
666 opts.dp.pre[0] = (train & DP_TRAIN_PRE_EMPHASIS_MASK) in zynqmp_dp_update_vs_emph()
681 * Return: 0 if clock recovery train is done successfully, or corresponding
747 * Return: 0 if channel equalization train is done successfully, or
915 dev_err(dp->dev, "failed to train the DP link\n"); in zynqmp_dp_train_loop()
/kernel/linux/linux-6.6/drivers/gpu/drm/xlnx/
H A Dzynqmp_dp.c600 * zynqmp_dp_adjust_train - Adjust train values
655 u8 train = dp->train_set[i]; in zynqmp_dp_update_vs_emph() local
657 opts.dp.voltage[0] = (train & DP_TRAIN_VOLTAGE_SWING_MASK) in zynqmp_dp_update_vs_emph()
659 opts.dp.pre[0] = (train & DP_TRAIN_PRE_EMPHASIS_MASK) in zynqmp_dp_update_vs_emph()
674 * Return: 0 if clock recovery train is done successfully, or corresponding
740 * Return: 0 if channel equalization train is done successfully, or
908 dev_err(dp->dev, "failed to train the DP link\n"); in zynqmp_dp_train_loop()

Completed in 23 milliseconds