Home
last modified time | relevance | path

Searched refs:pll4_bypass_sels (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-imx6sll.c26 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
134 hws[IMX6SLL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sll_clocks_init()
H A Dclk-imx6sl.c66 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
227 hws[IMX6SL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sl_clocks_init()
H A Dclk-vf610.c80 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
230 clk[VF610_PLL4_BYPASS] = imx_clk_mux_flags("pll4_bypass", PLL4_CTRL, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in vf610_clocks_init()
H A Dclk-imx6ul.c24 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
160 hws[IMX6UL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6ul_clocks_init()
H A Dclk-imx6sx.c80 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
171 hws[IMX6SX_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sx_clocks_init()
H A Dclk-imx6q.c87 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
488 hws[IMX6QDL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6q_clocks_init()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx6sll.c26 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
134 hws[IMX6SLL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sll_clocks_init()
H A Dclk-vf610.c80 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
230 clk[VF610_PLL4_BYPASS] = imx_clk_mux_flags("pll4_bypass", PLL4_CTRL, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in vf610_clocks_init()
H A Dclk-imx6sl.c67 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
228 hws[IMX6SL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sl_clocks_init()
H A Dclk-imx6sx.c80 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
171 hws[IMX6SX_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6sx_clocks_init()
H A Dclk-imx6ul.c25 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
174 hws[IMX6UL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6ul_clocks_init()
H A Dclk-imx6q.c88 static const char *pll4_bypass_sels[] = { "pll4", "pll4_bypass_src", }; variable
493 hws[IMX6QDL_PLL4_BYPASS] = imx_clk_hw_mux_flags("pll4_bypass", base + 0x70, 16, 1, pll4_bypass_sels, ARRAY_SIZE(pll4_bypass_sels), CLK_SET_RATE_PARENT); in imx6q_clocks_init()

Completed in 16 milliseconds