Home
last modified time | relevance | path

Searched refs:mux_pll_src_4plls_p (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3228.c140 PNAME(mux_pll_src_4plls_p) = { "cpll", "gpll", "hdmiphy", "usb480m" }; variable
280 COMPOSITE(ACLK_VPU_PRE, "aclk_vpu_pre", mux_pll_src_4plls_p, 0,
286 COMPOSITE(ACLK_RKVDEC_PRE, "aclk_rkvdec_pre", mux_pll_src_4plls_p, 0,
292 COMPOSITE(SCLK_VDEC_CABAC, "sclk_vdec_cabac", mux_pll_src_4plls_p, 0,
296 COMPOSITE(SCLK_VDEC_CORE, "sclk_vdec_core", mux_pll_src_4plls_p, 0,
301 COMPOSITE(ACLK_IEP_PRE, "aclk_iep_pre", mux_pll_src_4plls_p, 0,
307 COMPOSITE(ACLK_HDCP_PRE, "aclk_hdcp_pre", mux_pll_src_4plls_p, 0,
311 MUX(0, "sclk_rga_src", mux_pll_src_4plls_p, 0,
320 COMPOSITE(ACLK_VOP_PRE, "aclk_vop_pre", mux_pll_src_4plls_p, 0,
469 COMPOSITE(0, "aclk_gpu_pre", mux_pll_src_4plls_p,
[all...]
H A Dclk-rv1108.c124 PNAME(mux_pll_src_4plls_p) = { "dpll", "gpll", "hdmiphy", "usb480m" }; variable
218 COMPOSITE(0, "aclk_rkvenc_pre", mux_pll_src_4plls_p, 0,
223 COMPOSITE(SCLK_VENC_CORE, "clk_venc_core", mux_pll_src_4plls_p, 0,
236 COMPOSITE(SCLK_HEVC_CORE, "sclk_hevc_core", mux_pll_src_4plls_p, 0,
241 COMPOSITE(SCLK_HEVC_CABAC, "clk_hevc_cabac", mux_pll_src_4plls_p, 0,
245 COMPOSITE(0, "aclk_rkvdec_pre", mux_pll_src_4plls_p, 0,
248 COMPOSITE(0, "aclk_vpu_pre", mux_pll_src_4plls_p, 0,
404 COMPOSITE(0, "aclk_vio0_pre", mux_pll_src_4plls_p, CLK_IGNORE_UNUSED,
419 COMPOSITE(0, "aclk_vio1_pre", mux_pll_src_4plls_p, CLK_IGNORE_UNUSED,
456 COMPOSITE(SCLK_RGA, "sclk_rga", mux_pll_src_4plls_p,
[all...]
H A Dclk-rk3128.c137 PNAME(mux_pll_src_4plls_p) = { "cpll", "gpll", "gpll_div2", "usb480m" }; variable
272 COMPOSITE(HCLK_VIO, "hclk_vio", mux_pll_src_4plls_p, 0,
348 COMPOSITE_NODIV(SCLK_CIF_SRC, "sclk_cif_src", mux_pll_src_4plls_p, 0,
408 COMPOSITE(0, "uart0_src", mux_pll_src_4plls_p, 0,
411 MUX(0, "uart12_src", mux_pll_src_4plls_p, 0,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3228.c141 PNAME(mux_pll_src_4plls_p) = { "cpll", "gpll", "hdmiphy", "usb480m" }; variable
281 COMPOSITE(ACLK_VPU_PRE, "aclk_vpu_pre", mux_pll_src_4plls_p, 0,
287 COMPOSITE(ACLK_RKVDEC_PRE, "aclk_rkvdec_pre", mux_pll_src_4plls_p, 0,
293 COMPOSITE(SCLK_VDEC_CABAC, "sclk_vdec_cabac", mux_pll_src_4plls_p, 0,
297 COMPOSITE(SCLK_VDEC_CORE, "sclk_vdec_core", mux_pll_src_4plls_p, 0,
302 COMPOSITE(ACLK_IEP_PRE, "aclk_iep_pre", mux_pll_src_4plls_p, 0,
308 COMPOSITE(ACLK_HDCP_PRE, "aclk_hdcp_pre", mux_pll_src_4plls_p, 0,
312 MUX(0, "sclk_rga_src", mux_pll_src_4plls_p, 0,
321 COMPOSITE(ACLK_VOP_PRE, "aclk_vop_pre", mux_pll_src_4plls_p, 0,
470 COMPOSITE(0, "aclk_gpu_pre", mux_pll_src_4plls_p,
[all...]
H A Dclk-rv1108.c125 PNAME(mux_pll_src_4plls_p) = { "dpll", "gpll", "hdmiphy", "usb480m" }; variable
219 COMPOSITE(0, "aclk_rkvenc_pre", mux_pll_src_4plls_p, 0,
224 COMPOSITE(SCLK_VENC_CORE, "clk_venc_core", mux_pll_src_4plls_p, 0,
237 COMPOSITE(SCLK_HEVC_CORE, "sclk_hevc_core", mux_pll_src_4plls_p, 0,
242 COMPOSITE(SCLK_HEVC_CABAC, "clk_hevc_cabac", mux_pll_src_4plls_p, 0,
246 COMPOSITE(0, "aclk_rkvdec_pre", mux_pll_src_4plls_p, 0,
249 COMPOSITE(0, "aclk_vpu_pre", mux_pll_src_4plls_p, 0,
405 COMPOSITE(0, "aclk_vio0_pre", mux_pll_src_4plls_p, CLK_IGNORE_UNUSED,
420 COMPOSITE(0, "aclk_vio1_pre", mux_pll_src_4plls_p, CLK_IGNORE_UNUSED,
457 COMPOSITE(SCLK_RGA, "sclk_rga", mux_pll_src_4plls_p,
[all...]
H A Dclk-rk3128.c138 PNAME(mux_pll_src_4plls_p) = { "cpll", "gpll", "gpll_div2", "usb480m" }; variable
273 COMPOSITE(HCLK_VIO, "hclk_vio", mux_pll_src_4plls_p, 0,
343 COMPOSITE_NODIV(SCLK_CIF_SRC, "sclk_cif_src", mux_pll_src_4plls_p, 0,
403 COMPOSITE(0, "uart0_src", mux_pll_src_4plls_p, 0,
406 MUX(0, "uart12_src", mux_pll_src_4plls_p, 0,

Completed in 6 milliseconds