| /kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/ |
| H A D | sun4i_hdmi_ddc_clk.c | 19 u8 m_offset; member
30 const u8 m_offset, in sun4i_ddc_calc_divider()
41 (_m + m_offset); in sun4i_ddc_calc_divider()
68 ddc->m_offset, NULL, NULL); in sun4i_ddc_round_rate()
83 (m + ddc->m_offset); in sun4i_ddc_recalc_rate()
93 ddc->m_offset, &div_m, &div_n); in sun4i_ddc_set_rate()
135 ddc->m_offset = hdmi->variant->ddc_clk_m_offset; in sun4i_ddc_create()
27 sun4i_ddc_calc_divider(unsigned long rate, unsigned long parent_rate, const u8 pre_div, const u8 m_offset, u8 *m, u8 *n) sun4i_ddc_calc_divider() argument
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/sun4i/ |
| H A D | sun4i_hdmi_ddc_clk.c | 19 u8 m_offset; member
30 const u8 m_offset, in sun4i_ddc_calc_divider()
41 (_m + m_offset); in sun4i_ddc_calc_divider()
68 ddc->m_offset, NULL, NULL); in sun4i_ddc_round_rate()
83 (m + ddc->m_offset); in sun4i_ddc_recalc_rate()
93 ddc->m_offset, &div_m, &div_n); in sun4i_ddc_set_rate()
135 ddc->m_offset = hdmi->variant->ddc_clk_m_offset; in sun4i_ddc_create()
27 sun4i_ddc_calc_divider(unsigned long rate, unsigned long parent_rate, const u8 pre_div, const u8 m_offset, u8 *m, u8 *n) sun4i_ddc_calc_divider() argument
|
| /kernel/linux/linux-5.10/drivers/clk/ingenic/ |
| H A D | x1830-cgu.c | 120 .m_offset = 1,
143 .m_offset = 1,
166 .m_offset = 1,
189 .m_offset = 1,
|
| H A D | cgu.h | 25 * @m_offset: the multiplier value which encodes to 0 in the PLL's control
51 u8 m_shift, m_bits, m_offset; member
|
| H A D | x1000-cgu.c | 192 .m_offset = 1,
215 .m_offset = 1,
|
| H A D | jz4770-cgu.c | 110 .m_offset = 1,
134 .m_offset = 1,
|
| H A D | jz4740-cgu.c | 77 .m_offset = 2,
|
| H A D | jz4725b-cgu.c | 62 .m_offset = 2,
|
| H A D | cgu.c | 96 m += pll_info->m_offset; in ingenic_pll_recalc_rate()
142 m = max_t(unsigned, m, pll_info->m_offset); in ingenic_pll_calc()
198 ctl |= (m - pll_info->m_offset) << pll_info->m_shift; in ingenic_pll_set_rate()
|
| H A D | jz4780-cgu.c | 278 .m_offset = 1, \
|
| /kernel/linux/linux-6.6/drivers/clk/ingenic/ |
| H A D | x1830-cgu.c | 120 .m_offset = 1,
143 .m_offset = 1,
166 .m_offset = 1,
189 .m_offset = 1,
|
| H A D | cgu.h | 25 * @m_offset: the multiplier value which encodes to 0 in the PLL's control
56 u8 m_shift, m_bits, m_offset; member
|
| H A D | jz4770-cgu.c | 110 .m_offset = 1,
134 .m_offset = 1,
|
| H A D | jz4760-cgu.c | 100 .m_offset = 0,
125 .m_offset = 0,
|
| H A D | jz4740-cgu.c | 77 .m_offset = 2,
|
| H A D | jz4725b-cgu.c | 62 .m_offset = 2,
|
| H A D | x1000-cgu.c | 225 .m_offset = 1,
248 .m_offset = 1,
|
| H A D | cgu.c | 96 m += pll_info->m_offset; in ingenic_pll_recalc_rate()
146 m = max_t(unsigned int, m, pll_info->m_offset); in ingenic_pll_calc_m_n_od()
223 ctl |= (m - pll_info->m_offset) << pll_info->m_shift; in ingenic_pll_set_rate()
|
| H A D | jz4755-cgu.c | 59 .m_offset = 2,
|
| H A D | jz4780-cgu.c | 278 .m_offset = 1, \
|
| /kernel/linux/linux-6.6/drivers/pmdomain/rockchip/ |
| H A D | pm-domains.c | 127 #define DOMAIN_M_O_R(_name, p_offset, pwr, status, m_offset, m_status, r_status, r_offset, req, idle, ack, wakeup) \
134 .mem_offset = m_offset, \
279 #define DOMAIN_RK3588(name, p_offset, pwr, status, m_offset, m_status, r_status, r_offset, req, idle, wakeup) \
280 DOMAIN_M_O_R(name, p_offset, pwr, status, m_offset, m_status, r_status, r_offset, req, idle, idle, wakeup)
|
| /kernel/linux/linux-5.10/mm/ |
| H A D | zsmalloc.c | 1372 unsigned long m_offset; in obj_malloc() local
1380 m_offset = offset & ~PAGE_MASK; in obj_malloc()
1387 link = (struct link_free *)vaddr + m_offset / sizeof(*link); in obj_malloc()
|
| /kernel/linux/linux-6.6/mm/ |
| H A D | zsmalloc.c | 1316 unsigned long m_offset; in obj_malloc() local
1325 m_offset = offset_in_page(offset); in obj_malloc()
1332 link = (struct link_free *)vaddr + m_offset / sizeof(*link); in obj_malloc()
|