Home
last modified time | relevance | path

Searched refs:d2mode_priority_a_cnt (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Drs690.c466 u32 *d2mode_priority_a_cnt) in rs690_compute_mode_priority()
472 *d2mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); in rs690_compute_mode_priority()
522 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rs690_compute_mode_priority()
525 *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
578 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rs690_compute_mode_priority()
580 *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
592 u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt; in rs690_bandwidth_update() local
639 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rs690_bandwidth_update()
647 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rs690_bandwidth_update()
460 rs690_compute_mode_priority(struct radeon_device *rdev, struct rs690_watermark *wm0, struct rs690_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rs690_compute_mode_priority() argument
H A Drv515.c1117 u32 *d2mode_priority_a_cnt) in rv515_compute_mode_priority()
1123 *d2mode_priority_a_cnt = MODE_PRIORITY_OFF; in rv515_compute_mode_priority()
1173 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rv515_compute_mode_priority()
1176 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1229 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rv515_compute_mode_priority()
1231 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1243 u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt; in rv515_bandwidth_avivo_update() local
1264 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1272 WREG32(D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1111 rv515_compute_mode_priority(struct radeon_device *rdev, struct rv515_watermark *wm0, struct rv515_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rv515_compute_mode_priority() argument
H A Drs600.c897 u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; in rs600_bandwidth_update() local
914 d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT); in rs600_bandwidth_update()
916 d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs600_bandwidth_update()
919 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rs600_bandwidth_update()
920 WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt); in rs600_bandwidth_update()
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Drs690.c466 u32 *d2mode_priority_a_cnt) in rs690_compute_mode_priority()
472 *d2mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); in rs690_compute_mode_priority()
522 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rs690_compute_mode_priority()
525 *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
578 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rs690_compute_mode_priority()
580 *d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
592 u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt; in rs690_bandwidth_update() local
639 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rs690_bandwidth_update()
647 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rs690_bandwidth_update()
460 rs690_compute_mode_priority(struct radeon_device *rdev, struct rs690_watermark *wm0, struct rs690_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rs690_compute_mode_priority() argument
H A Drv515.c1085 u32 *d2mode_priority_a_cnt) in rv515_compute_mode_priority()
1091 *d2mode_priority_a_cnt = MODE_PRIORITY_OFF; in rv515_compute_mode_priority()
1141 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rv515_compute_mode_priority()
1144 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1197 *d2mode_priority_a_cnt = dfixed_trunc(priority_mark12); in rv515_compute_mode_priority()
1199 *d2mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1211 u32 d2mode_priority_a_cnt, d2mode_priority_b_cnt; in rv515_bandwidth_avivo_update() local
1232 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1240 WREG32(D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1079 rv515_compute_mode_priority(struct radeon_device *rdev, struct rv515_watermark *wm0, struct rv515_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rv515_compute_mode_priority() argument
H A Drs600.c904 u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; in rs600_bandwidth_update() local
921 d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT); in rs600_bandwidth_update()
923 d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1); in rs600_bandwidth_update()
926 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt); in rs600_bandwidth_update()
927 WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt); in rs600_bandwidth_update()

Completed in 9 milliseconds