Home
last modified time | relevance | path

Searched refs:d1mode_priority_a_cnt (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Drs690.c465 u32 *d1mode_priority_a_cnt, in rs690_compute_mode_priority()
471 *d1mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); in rs690_compute_mode_priority()
521 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rs690_compute_mode_priority()
524 *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
551 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rs690_compute_mode_priority()
553 *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
591 u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt; in rs690_bandwidth_update() local
639 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rs690_bandwidth_update()
645 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rs690_bandwidth_update()
460 rs690_compute_mode_priority(struct radeon_device *rdev, struct rs690_watermark *wm0, struct rs690_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rs690_compute_mode_priority() argument
H A Drv515.c1116 u32 *d1mode_priority_a_cnt, in rv515_compute_mode_priority()
1122 *d1mode_priority_a_cnt = MODE_PRIORITY_OFF; in rv515_compute_mode_priority()
1172 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rv515_compute_mode_priority()
1175 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1202 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rv515_compute_mode_priority()
1204 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1242 u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt; in rv515_bandwidth_avivo_update() local
1264 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1270 WREG32(D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1111 rv515_compute_mode_priority(struct radeon_device *rdev, struct rv515_watermark *wm0, struct rv515_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rv515_compute_mode_priority() argument
H A Drs600.c897 u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; in rs600_bandwidth_update() local
913 d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT); in rs600_bandwidth_update()
915 d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs600_bandwidth_update()
917 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rs600_bandwidth_update()
918 WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt); in rs600_bandwidth_update()
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Drs690.c465 u32 *d1mode_priority_a_cnt, in rs690_compute_mode_priority()
471 *d1mode_priority_a_cnt = S_006548_D1MODE_PRIORITY_A_OFF(1); in rs690_compute_mode_priority()
521 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rs690_compute_mode_priority()
524 *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
551 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rs690_compute_mode_priority()
553 *d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs690_compute_mode_priority()
591 u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt; in rs690_bandwidth_update() local
639 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rs690_bandwidth_update()
645 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rs690_bandwidth_update()
460 rs690_compute_mode_priority(struct radeon_device *rdev, struct rs690_watermark *wm0, struct rs690_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rs690_compute_mode_priority() argument
H A Drv515.c1084 u32 *d1mode_priority_a_cnt, in rv515_compute_mode_priority()
1090 *d1mode_priority_a_cnt = MODE_PRIORITY_OFF; in rv515_compute_mode_priority()
1140 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rv515_compute_mode_priority()
1143 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1170 *d1mode_priority_a_cnt = dfixed_trunc(priority_mark02); in rv515_compute_mode_priority()
1172 *d1mode_priority_a_cnt |= MODE_PRIORITY_ALWAYS_ON; in rv515_compute_mode_priority()
1210 u32 d1mode_priority_a_cnt, d1mode_priority_b_cnt; in rv515_bandwidth_avivo_update() local
1232 &d1mode_priority_a_cnt, &d2mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1238 WREG32(D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rv515_bandwidth_avivo_update()
1079 rv515_compute_mode_priority(struct radeon_device *rdev, struct rv515_watermark *wm0, struct rv515_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) rv515_compute_mode_priority() argument
H A Drs600.c904 u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt; in rs600_bandwidth_update() local
920 d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT); in rs600_bandwidth_update()
922 d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1); in rs600_bandwidth_update()
924 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt); in rs600_bandwidth_update()
925 WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt); in rs600_bandwidth_update()

Completed in 10 milliseconds