Home
last modified time | relevance | path

Searched refs:DCLK_VOP0 (Results 1 - 18 of 18) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Drk3288-cru.h87 #define DCLK_VOP0 190 macro
H A Drk3399-cru.h129 #define DCLK_VOP0 180 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Drk3288-cru.h87 #define DCLK_VOP0 190 macro
H A Drk3399-cru.h129 #define DCLK_VOP0 180 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Drk3288-cru.h87 #define DCLK_VOP0 190 macro
H A Drk3568-cru.h286 #define DCLK_VOP0 223 macro
H A Drockchip,rk3588-cru.h624 #define DCLK_VOP0 609 macro
H A Drk3399-cru.h129 #define DCLK_VOP0 180 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Drk3288-cru.h87 #define DCLK_VOP0 190 macro
H A Drk3568-cru.h286 #define DCLK_VOP0 223 macro
H A Drockchip,rk3588-cru.h624 #define DCLK_VOP0 609 macro
H A Drk3399-cru.h129 #define DCLK_VOP0 180 macro
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-rk3288.c444 COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
H A Dclk-rk3399.c282 MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3288.c445 COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
H A Dclk-rk3568.c1049 COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_NO_REPARENT,
H A Dclk-rk3399.c282 MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT,
H A Dclk-rk3588.c2123 COMPOSITE_NODIV(DCLK_VOP0, "dclk_vop0", dclk_vop0_p,

Completed in 38 milliseconds