Home
last modified time | relevance | path

Searched refs:CLK_TOP_SPI1_SEL (Results 1 - 18 of 18) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7622-clk.h78 #define CLK_TOP_SPI1_SEL 66 macro
H A Dmt7629-clk.h93 #define CLK_TOP_SPI1_SEL 83 macro
H A Dmt2701-clk.h124 #define CLK_TOP_SPI1_SEL 113 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt7622-clk.h78 #define CLK_TOP_SPI1_SEL 66 macro
H A Dmt7629-clk.h93 #define CLK_TOP_SPI1_SEL 83 macro
H A Dmt2701-clk.h124 #define CLK_TOP_SPI1_SEL 113 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt7622-clk.h78 #define CLK_TOP_SPI1_SEL 66 macro
H A Dmt7629-clk.h93 #define CLK_TOP_SPI1_SEL 83 macro
H A Dmt2701-clk.h124 #define CLK_TOP_SPI1_SEL 113 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7622-clk.h78 #define CLK_TOP_SPI1_SEL 66 macro
H A Dmt7629-clk.h93 #define CLK_TOP_SPI1_SEL 83 macro
H A Dmt2701-clk.h124 #define CLK_TOP_SPI1_SEL 113 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt7622.c410 MUX_GATE(CLK_TOP_SPI1_SEL, "spi1_sel", spi1_parents,
H A Dclk-mt7629.c484 MUX_GATE(CLK_TOP_SPI1_SEL, "spi1_sel", spi1_parents,
H A Dclk-mt2701.c578 MUX_GATE(CLK_TOP_SPI1_SEL, "spi2_sel", spi_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt7622.c539 MUX_GATE(CLK_TOP_SPI1_SEL, "spi1_sel", spi1_parents,
H A Dclk-mt7629.c509 MUX_GATE(CLK_TOP_SPI1_SEL, "spi1_sel", spi1_parents,
H A Dclk-mt2701.c579 MUX_GATE(CLK_TOP_SPI1_SEL, "spi2_sel", spi_parents,

Completed in 18 milliseconds