Home
last modified time | relevance | path

Searched refs:A_PL_ENABLE (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/cxgb/
H A Dtp.c73 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
81 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
88 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
94 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
101 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
107 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
H A Despi.c119 u32 enable, pl_intr = readl(espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
130 writel(pl_intr | F_PL_INTR_ESPI, espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
142 u32 pl_intr = readl(espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_disable()
145 writel(pl_intr & ~F_PL_INTR_ESPI, espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_disable()
H A Dsubr.c776 u32 pl_intr = readl(adapter->regs + A_PL_ENABLE); in t1_interrupts_enable()
784 writel(pl_intr, adapter->regs + A_PL_ENABLE); in t1_interrupts_enable()
806 writel(0, adapter->regs + A_PL_ENABLE); in t1_interrupts_disable()
H A Dcxgb2.c562 reg_block_dump(ap, buf, A_PL_ENABLE, A_PL_CAUSE); in get_regs()
934 adapter->regs + A_PL_ENABLE); in ext_intr_task()
950 adapter->regs + A_PL_ENABLE); in t1_elmer0_ext_intr()
H A Dpm3393.c154 pl_intr = readl(cmac->adapter->regs + A_PL_ENABLE); in pm3393_interrupt_enable()
156 writel(pl_intr, cmac->adapter->regs + A_PL_ENABLE); in pm3393_interrupt_enable()
H A Dsge.c911 u32 val = readl(sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_disable()
913 writel(val & ~SGE_PL_INTR_MASK, sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_disable()
923 u32 val = readl(sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_enable()
928 writel(val | SGE_PL_INTR_MASK, sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_enable()
H A Dregs.h1744 #define A_PL_ENABLE 0xa00 macro
/kernel/linux/linux-6.6/drivers/net/ethernet/chelsio/cxgb/
H A Dtp.c73 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
81 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
88 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_enable()
94 u32 tp_intr = readl(tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
101 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
107 tp->adapter->regs + A_PL_ENABLE); in t1_tp_intr_disable()
H A Despi.c110 u32 enable, pl_intr = readl(espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
121 writel(pl_intr | F_PL_INTR_ESPI, espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_enable()
133 u32 pl_intr = readl(espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_disable()
136 writel(pl_intr & ~F_PL_INTR_ESPI, espi->adapter->regs + A_PL_ENABLE); in t1_espi_intr_disable()
H A Dsubr.c779 u32 pl_intr = readl(adapter->regs + A_PL_ENABLE); in t1_interrupts_enable()
787 writel(pl_intr, adapter->regs + A_PL_ENABLE); in t1_interrupts_enable()
809 writel(0, adapter->regs + A_PL_ENABLE); in t1_interrupts_disable()
876 adapter->regs + A_PL_ENABLE); in asic_slow_intr()
H A Dsge.c902 u32 val = readl(sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_disable()
904 writel(val & ~SGE_PL_INTR_MASK, sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_disable()
914 u32 val = readl(sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_enable()
919 writel(val | SGE_PL_INTR_MASK, sge->adapter->regs + A_PL_ENABLE); in t1_sge_intr_enable()
1646 adapter->regs + A_PL_ENABLE); in t1_interrupt_thread()
H A Dpm3393.c145 pl_intr = readl(cmac->adapter->regs + A_PL_ENABLE); in pm3393_interrupt_enable()
147 writel(pl_intr, cmac->adapter->regs + A_PL_ENABLE); in pm3393_interrupt_enable()
H A Dcxgb2.c563 reg_block_dump(ap, buf, A_PL_ENABLE, A_PL_CAUSE); in get_regs()
H A Dregs.h1735 #define A_PL_ENABLE 0xa00 macro

Completed in 35 milliseconds