Searched refs:APBC_PWM1 (Results 1 - 9 of 9) sorted by relevance
| /kernel/linux/linux-6.6/drivers/clk/mmp/ |
| H A D | clk-of-pxa168.c | 26 #define APBC_PWM1 0x10 macro
167 {0, "pwm1_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM1, 4, 3, 0, &pwm1_lock},
188 {PXA168_CLK_PWM1, "pwm1_clk", "pwm1_mux", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &pwm1_lock},
|
| H A D | clk-of-pxa910.c | 29 #define APBC_PWM1 0x10 macro
146 {PXA910_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_lock},
|
| H A D | clk-of-mmp2.c | 40 #define APBC_PWM1 0x40 macro
261 {MMP2_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x7, 0x3, 0x0, 0, &reset_lock},
|
| /kernel/linux/linux-5.10/drivers/clk/mmp/ |
| H A D | clk-pxa910.c | 30 #define APBC_PWM1 0x10 macro
194 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa910_clk_init()
|
| H A D | clk-of-pxa168.c | 32 #define APBC_PWM1 0x10 macro
149 {PXA168_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_lock},
|
| H A D | clk-of-pxa910.c | 32 #define APBC_PWM1 0x10 macro
147 {PXA910_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_lock},
|
| H A D | clk-mmp2.c | 37 #define APBC_PWM1 0x40 macro
234 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in mmp2_clk_init()
|
| H A D | clk-pxa168.c | 30 #define APBC_PWM1 0x10 macro
189 apbc_base + APBC_PWM1, 10, 0, &clk_lock); in pxa168_clk_init()
|
| H A D | clk-of-mmp2.c | 43 #define APBC_PWM1 0x40 macro
262 {MMP2_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x7, 0x3, 0x0, 0, &reset_lock},
|
Completed in 12 milliseconds