Home
last modified time | relevance | path

Searched refs:lane_num (Results 1 - 12 of 12) sorted by relevance

/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/hi3516cv500/mipi_rx/
H A Dmipi_rx.c98 int lane_num, in check_lane()
106 for (i = 0; i < lane_num; i++) { in check_lane()
121 for (j = i + 1; j < lane_num; j++) { in check_lane()
142 int lane_num; in check_lane_id() local
148 lane_num = MIPI_LANE_NUM; in check_lane_id()
150 lane_num = LVDS_LANE_NUM; in check_lane_id()
158 if (check_lane(devno, lane_num, cur_lane_divide_mode, &lane_sum, p_lane_id) == HI_FAILURE) { in check_lane_id()
173 int lane_num; in mipi_get_lane_bitmap() local
178 lane_num = MIPI_LANE_NUM; in mipi_get_lane_bitmap()
180 lane_num in mipi_get_lane_bitmap()
97 check_lane(combo_dev_t devno, int lane_num, lane_divide_mode_t cur_lane_divide_mode, int *lane_sum, const short p_lane_id[]) check_lane() argument
419 mipi_set_lvds_phy_sync_cfg(combo_dev_t devno, lvds_dev_attr_t *p_lvds_attr, unsigned int lane_bitmap, unsigned int lane_num) mipi_set_lvds_phy_sync_cfg() argument
443 unsigned int lane_num; mipi_set_lvds_dev_attr() local
572 unsigned int lane_num; mipi_set_phy_cfg() local
[all...]
H A Dmipi_rx_hal.h137 void mipi_rx_drv_set_lane_num(combo_dev_t devno, unsigned int lane_num);
H A Dmipi_rx_hal.c850 int lane_num; in mipi_rx_drv_set_link_lane_id() local
853 lane_num = MIPI_LANE_NUM; in mipi_rx_drv_set_link_lane_id()
855 lane_num = LVDS_LANE_NUM; in mipi_rx_drv_set_link_lane_id()
858 for (i = 0; i < lane_num; i++) { in mipi_rx_drv_set_link_lane_id()
916 void mipi_rx_drv_set_lane_num(combo_dev_t devno, unsigned int lane_num) in mipi_rx_drv_set_lane_num() argument
922 mipi_lanes_num.bits.lane_num = lane_num - 1; in mipi_rx_drv_set_lane_num()
H A Dmipi_rx_reg.h893 unsigned int lane_num : 3; /* [2..0] */ member
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/mpp/component/hdmi/src/mkp/
H A Ddrv_hdmi_dfm.c144 info->c_frl_sb = FRLCHAR_PER_CB_NUM * 4 + in->lane_num; in dfm_base_info_init()
147 info->overhead_sb = in->lane_num * 100000 / info->c_frl_sb; /* step1.01 x100000 */ in dfm_base_info_init()
169 info->max_frl_char_rate * in->lane_num, 1000000000000); /* x1000000000000 */ in dfm_base_info_init()
171 info->min_frl_char_rate * in->lane_num, 1000000000000); /* step1.11 x1000000000000 */ in dfm_base_info_init()
237 dfm_div(2 * in->lane_num * info->min_frl_char_rate * (RATE_MAGNIFICATION - info->overhead_max), HDMI_THOUSAND)); in dfm_info_init()
240 dfm_div(in->lane_num * info->min_frl_char_rate * (RATE_MAGNIFICATION - info->overhead_max), HDMI_THOUSAND)); in dfm_info_init()
H A Ddrv_hdmi_dfm.h99 hi_s32 lane_num; member
H A Ddrv_hdmi_frl.c401 frl_rate_info_get(i, &dfm.bit_rate, &dfm.lane_num); in frl_check_format()
1149 frl_rate_info_get(curr_frl_info->rate_info.cur_rate, &dfm.bit_rate, &dfm.lane_num); in dfm_calculate()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/hi3516cv500/mipi_tx/
H A Dmipi_tx_hal.c605 int lane_num = 0; in set_lane_config() local
610 lane_num++; in set_lane_config()
614 g_mipi_tx_regs_va->PHY_IF_CFG.u32 = lane_num - 1; in set_lane_config()
/device/soc/rockchip/rk3588/kernel/drivers/media/i2c/
H A Dov13855.c1194 u32 lane_num = OV13855_LANES; in ov13855_set_fmt() local
1219 pixel_rate = (u32)link_freq_items[mode->link_freq_idx] / mode->bpp * 2 * lane_num; in ov13855_set_fmt()
1810 u32 lane_num = OV13855_LANES; in ov13855_initialize_controls() local
1823 dst_pixel_rate = (u32)link_freq_items[mode->link_freq_idx] / mode->bpp * 2 * lane_num; in ov13855_initialize_controls()
/device/soc/hisilicon/hi3516dv300/sdk_linux/drv/interdrv/hi3516cv500/sysconfig/
H A Dsys_config.c708 void mipi_tx_lcd_mux(int lane_num) in mipi_tx_lcd_mux() argument
712 for (i = 0; i < lane_num; i++) { in mipi_tx_lcd_mux()
/device/soc/hisilicon/common/platform/mipi_csi/
H A Dmipi_rx_reg.h890 unsigned int lane_num : 3; /* [2..0] */ member
H A Dmipi_rx_hi2121.c923 mipiLanesNum.bits.lane_num = laneNum - 1; in MipiRxDrvSetLaneNum()

Completed in 28 milliseconds