Home
last modified time | relevance | path

Searched refs:PCLK_UART0 (Results 1 - 22 of 22) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3036-cru.h71 #define PCLK_UART0 341 macro
H A Drk3128-cru.h108 #define PCLK_UART0 341 macro
H A Drk3188-cru-common.h85 #define PCLK_UART0 332 macro
H A Drk3288-cru.h133 #define PCLK_UART0 341 macro
H A Drk3368-cru.h125 #define PCLK_UART0 341 macro
H A Drk3568-cru.h57 #define PCLK_UART0 44 macro
H A Drk3399-cru.h257 #define PCLK_UART0 352 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drv1126-cru.h313 #define PCLK_UART0 250 macro
H A Drk3568-cru.h57 #define PCLK_UART0 44 macro
H A Drk3588-cru.h683 #define PCLK_UART0 687 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3188.c539 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
605 GATE(PCLK_UART0, "pclk_uart0", "hclk_ahb2apb", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
H A Dclk-rk3036.c361 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
H A Dclk-rk3128.c411 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
H A Dclk-rk3368.c677 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 7, GFLAGS),
H A Dclk-rk3328.c592 GATE(PCLK_UART0, "pclk_uart0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 11, GFLAGS),
H A Dclk-rv1108.c431 GATE(PCLK_UART0, "pclk_uart0", "pclk_bus_pre", 0, RV1108_CLKGATE_CON(13), 10, GFLAGS),
H A Dclk-rk3228.c489 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 12, GFLAGS),
H A Dclk-rk3308.c651 GATE(PCLK_UART0, "pclk_uart0", "pclk_bus", 0, RK3308_CLKGATE_CON(5), 10, GFLAGS),
H A Dclk-rk3288.c553 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 8, GFLAGS),
H A Dclk-rk3399.c805 GATE(PCLK_UART0, "pclk_uart0", "pclk_perilp1", 0, RK3399_CLKGATE_CON(22), 0, GFLAGS),
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A Dclk-rk3568.c1058 GATE(PCLK_UART0, "pclk_uart0", "pclk_pdpmu", 0, RK3568_PMU_CLKGATE_CON(1), 2, GFLAGS),
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-rk3588.c2236 GATE(PCLK_UART0, "pclk_uart0", "pclk_pmu0_root", 0,

Completed in 36 milliseconds