Searched refs:si_pm4_cmd_add (Results 1 - 5 of 5) sorted by relevance
/third_party/mesa3d/src/gallium/drivers/radeonsi/ |
H A D | si_cp_reg_shadowing.c | 59 si_pm4_cmd_add(pm4, PKT3(packet, 1 + num_ranges * 2, 0)); in si_build_load_reg() 60 si_pm4_cmd_add(pm4, gpu_address); in si_build_load_reg() 61 si_pm4_cmd_add(pm4, gpu_address >> 32); in si_build_load_reg() 63 si_pm4_cmd_add(pm4, (ranges[i].offset - offset) / 4); in si_build_load_reg() 64 si_pm4_cmd_add(pm4, ranges[i].size / 4); in si_build_load_reg() 81 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_create_shadowing_ib_preamble() 82 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0)); in si_create_shadowing_ib_preamble() 86 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_create_shadowing_ib_preamble() 87 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4)); in si_create_shadowing_ib_preamble() 90 si_pm4_cmd_add(pm in si_create_shadowing_ib_preamble() [all...] |
H A D | si_pm4.h | 62 void si_pm4_cmd_add(struct si_pm4_state *state, uint32_t dw);
|
H A D | si_pm4.c | 40 void si_pm4_cmd_add(struct si_pm4_state *state, uint32_t dw) in si_pm4_cmd_add() function
|
H A D | si_state.c | 5571 si_pm4_cmd_add(pm4, PKT3(PKT3_CONTEXT_CONTROL, 1, 0)); in si_init_cs_preamble_state() 5572 si_pm4_cmd_add(pm4, CC0_UPDATE_LOAD_ENABLES(1)); in si_init_cs_preamble_state() 5573 si_pm4_cmd_add(pm4, CC1_UPDATE_SHADOW_ENABLES(1)); in si_init_cs_preamble_state() 5576 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); in si_init_cs_preamble_state() 5577 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0)); in si_init_cs_preamble_state() 5581 si_pm4_cmd_add(pm4, PKT3(PKT3_CLEAR_STATE, 0, 0)); in si_init_cs_preamble_state() 5582 si_pm4_cmd_add(pm4, 0); in si_init_cs_preamble_state() 5907 si_pm4_cmd_add(pm4, PKT3(PKT3_RELEASE_MEM, 6, 0)); in si_init_cs_preamble_state() 5908 si_pm4_cmd_add(pm4, S_490_EVENT_TYPE(V_028A90_BOTTOM_OF_PIPE_TS) | in si_init_cs_preamble_state() 5911 si_pm4_cmd_add(pm in si_init_cs_preamble_state() [all...] |
H A D | si_state_shaders.cpp | 1922 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); 1923 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_BREAK_BATCH) | EVENT_INDEX(0)); 3735 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); 3736 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4)); 3739 si_pm4_cmd_add(pm4, PKT3(PKT3_EVENT_WRITE, 0, 0)); 3740 si_pm4_cmd_add(pm4, EVENT_TYPE(V_028A90_VGT_FLUSH) | EVENT_INDEX(0));
|
Completed in 14 milliseconds