/third_party/libsnd/src/G72x/ |
H A D | g72x.c | 422 short fa1 ; in update() local 481 { fa1 = (pks1) ? state_ptr->a [0] : -state_ptr->a [0] ; in update() 482 if (fa1 < -8191) /* a2p = function of fa1 */ in update() 484 else if (fa1 > 8191) in update() 487 a2p += fa1 >> 5 ; in update()
|
/third_party/libsnd/src/ |
H A D | nms_adpcm.c | 198 int fa1 ; in nms_adpcm_update() local 219 fa1 = s->a [0] >> 5 ; in nms_adpcm_update() 220 if (fa1 < -256) in nms_adpcm_update() 221 fa1 = -256 ; in nms_adpcm_update() 222 else if (fa1 > 256) in nms_adpcm_update() 223 fa1 = 256 ; in nms_adpcm_update() 230 fa1 = -fa1 ; in nms_adpcm_update() 233 s->a [1] = fa1 + ((0xfe * s->a [1]) >> 8) ; in nms_adpcm_update()
|
/third_party/node/deps/v8/src/codegen/riscv64/ |
H A D | reglist-riscv64.h | 46 ft7, fa0, fa1, fa2, fa3, fa4, fa5,
|
H A D | register-riscv64.h | 46 V(fs0) V(fs1) V(fa0) V(fa1) V(fa2) V(fa3) V(fa4) V(fa5) \ 65 V(ft9) V(ft10) V(ft11) V(fa0) V(fa1) V(fa2) V(fa3) V(fa4) V(fa5) \
|
H A D | macro-assembler-riscv64.cc | 3652 const DoubleRegister fparg2 = fa1; in MovToFloatParameters()
|
/third_party/ffmpeg/libavcodec/ |
H A D | g726.c | 200 int dq, re_signal, pk0, fa1, i, tr, ylint, ylfrac, thr2, al, dq0; in g726_decode() local 226 fa1 = av_clip_intp2((-c->a[0]*c->pk[0]*pk0)>>5, 8); in g726_decode() 228 c->a[1] += 128*pk0*c->pk[1] + fa1 - (c->a[1]>>7); in g726_decode()
|
/third_party/node/deps/v8/src/wasm/ |
H A D | wasm-linkage.h | 127 constexpr DoubleRegister kFpParamRegisters[] = {fa0, fa1, fa2, fa3, 129 constexpr DoubleRegister kFpReturnRegisters[] = {fa0, fa1};
|
/third_party/ffmpeg/libavfilter/ |
H A D | af_asoftclip.c | 45 float fa0, fa1, fa2; member 119 s->fa1 = s->da1; in get_lowpass() 132 w[0] = s->fb1 * src + w[1] - s->fa1 * dst; in run_lowpassf()
|
/third_party/typescript/tests/baselines/reference/ |
H A D | dependentDestructuredVariables.js | 349 function fa1(x: [true, number] | [false, string]) { function 652 function fa1(x) {
821 declare function fa1(x: [true, number] | [false, string]): void;
|
H A D | templateLiteralTypes1.js | 39 function fa1<T>(x: T, y: { [P in keyof T]: T[P] }, z: { [P in keyof T & string as `p_${P}`]: T[P] }) { 270 function fa1(x, y, z) {
function
|
/third_party/node/deps/v8/src/wasm/baseline/ |
H A D | liftoff-assembler-defs.h | 109 ft1, ft2, ft3, ft4, ft5, ft6, ft7, fa0, fa1, fa2,
|
/third_party/node/deps/v8/src/execution/riscv64/ |
H A D | simulator-riscv64.h | 284 fa1, enumerator
|
H A D | simulator-riscv64.cc | 2367 // from fa0, fa1, and a0. 2370 *y = get_fpu_register_double(fa1); in GetFpArgs() 7115 set_fpu_register_double(fa1, d1);
|
/third_party/node/deps/v8/src/compiler/backend/riscv64/ |
H A D | instruction-selector-riscv64.cc | 1598 g.UseFixed(node->InputAt(0), fa0), g.UseFixed(node->InputAt(1), fa1)) in VisitFloat64Mod() 1690 g.UseFixed(node->InputAt(1), fa1)) in VisitFloat64Ieee754Binop() 1697 Emit(opcode, g.DefineAsFixed(node, fa0), g.UseFixed(node->InputAt(0), fa1)) in VisitFloat64Ieee754Unop()
|
/third_party/elfutils/tests/ |
H A D | run-allregs.sh | 2885 43: fa1 (fa1), float 64 bits
|