/third_party/vixl/test/aarch32/ |
H A D | test-assembler-cond-rd-operand-rn-shift-amount-1to31-in-it-block-t32.cc | 96 {{{hi, r2, r4, LSL, 10}, true, hi, "hi r2 r4 LSL 10", "hi_r2_r4_LSL_10"}, 97 {{cs, r6, r2, LSL, 8}, true, cs, "cs r6 r2 LSL 8", "cs_r6_r2_LSL_8"}, 98 {{lt, r5, r3, LSL, 21}, true, lt, "lt r5 r3 LSL 21", "lt_r5_r3_LSL_21"}, 99 {{ge, r5, r0, LSL, 3}, true, ge, "ge r5 r0 LSL 3", "ge_r5_r0_LSL_3"}, 100 {{mi, r4, r1, LSL, 4}, true, mi, "mi r4 r1 LSL [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 108 {{al, r2, r6, LSL, 30}, false, al, "al r2 r6 LSL 30", "al_r2_r6_LSL_30"}, 109 {{al, r11, r4, LSL, 26}, false, al, "al r11 r4 LSL 26", "al_r11_r4_LSL_26"}, 110 {{al, r7, r0, LSL, 30}, false, al, "al r7 r0 LSL 30", "al_r7_r0_LSL_30"}, 114 {{al, r11, r13, LSL, 24}, 117 "al r11 r13 LSL 24", 122 {{al, r2, r6, LSL, 7}, false, al, "al r2 r6 LSL [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 109 {{hi, r7, r1, LSL, 29}, false, al, "hi r7 r1 LSL 29", "hi_r7_r1_LSL_29"}, 112 {{lt, r1, r1, LSL, 23}, false, al, "lt r1 r1 LSL 23", "lt_r1_r1_LSL_23"}, 118 {{cs, r3, r5, LSL, 8}, false, al, "cs r3 r5 LSL 8", "cs_r3_r5_LSL_8"}, 119 {{gt, r0, r13, LSL, 23}, false, al, "gt r0 r13 LSL 23", "gt_r0_r13_LSL_23"}, 123 {{ls, r3, r5, LSL, 20}, false, al, "ls r3 r5 LSL 2 [all...] |
H A D | test-assembler-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 116 const TestData kTests[] = {{{eq, r13, r13, r0, LSL, 5}, 119 "eq r13 r13 r0 LSL 5", 121 {{mi, r10, r14, r13, LSL, 10}, 124 "mi r10 r14 r13 LSL 10", 126 {{hi, r6, r2, r13, LSL, 4}, 129 "hi r6 r2 r13 LSL 4", 131 {{ge, r3, r5, r13, LSL, 2}, 134 "ge r3 r5 r13 LSL 2", 146 {{pl, r11, r1, r7, LSL, 23}, 149 "pl r11 r1 r7 LSL 2 [all...] |
H A D | test-assembler-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 116 const TestData kTests[] = {{{al, r12, r4, r7, LSL, 7}, 119 "al r12 r4 r7 LSL 7", 131 {{al, r14, r13, r10, LSL, 22}, 134 "al r14 r13 r10 LSL 22", 141 {{al, r14, r11, r5, LSL, 15}, 144 "al r14 r11 r5 LSL 15", 146 {{al, r2, r2, r7, LSL, 28}, 149 "al r2 r2 r7 LSL 28", 156 {{al, r11, r2, r8, LSL, 4}, 159 "al r11 r2 r8 LSL [all...] |
H A D | test-assembler-cond-rd-memop-rs-shift-amount-1to31-a32.cc | 102 const TestData kTests[] = {{{pl, r8, r11, plus, r6, LSL, 1, Offset}, 105 "pl r8 r11 plus r6 LSL 1 Offset", 107 {{le, r4, r8, plus, r5, LSL, 1, Offset}, 110 "le r4 r8 plus r5 LSL 1 Offset", 112 {{vs, r2, r6, plus, r14, LSL, 1, Offset}, 115 "vs r2 r6 plus r14 LSL 1 Offset", 117 {{ls, r1, r7, plus, r8, LSL, 1, Offset}, 120 "ls r1 r7 plus r8 LSL 1 Offset", 122 {{ge, r14, r6, plus, r14, LSL, 1, Offset}, 125 "ge r14 r6 plus r14 LSL [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-rs-in-it-block-t32.cc | 96 {{{ge, r1, r1, LSL, r6}, true, ge, "ge r1 r1 LSL r6", "ge_r1_r1_LSL_r6"}, 97 {{cs, r7, r7, LSL, r2}, true, cs, "cs r7 r7 LSL r2", "cs_r7_r7_LSL_r2"}, 98 {{gt, r1, r1, LSL, r0}, true, gt, "gt r1 r1 LSL r0", "gt_r1_r1_LSL_r0"}, 101 {{vs, r2, r2, LSL, r0}, true, vs, "vs r2 r2 LSL r0", "vs_r2_r2_LSL_r0"}, 106 {{le, r7, r7, LSL, r0}, true, le, "le r7 r7 LSL r [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-rs-a32.cc | 104 {{gt, r13, r11, LSL, r12}, 107 "gt r13 r11 LSL r12", 116 {{al, r9, r10, LSL, r4}, false, al, "al r9 r10 LSL r4", "al_r9_r10_LSL_r4"}, 122 {{gt, r9, r11, LSL, r12}, 125 "gt r9 r11 LSL r12", 137 {{cc, r6, r3, LSL, r2}, false, al, "cc r6 r3 LSL r2", "cc_r6_r3_LSL_r2"}, 158 {{ne, r6, r3, LSL, r2}, false, al, "ne r6 r3 LSL r [all...] |
H A D | test-assembler-negative-cond-rd-rn-operand-rm-shift-rs-a32.cc | 113 {{gt, r15, r8, r15, LSL, r10}, 114 "gt, r15, r8, r15, LSL, r10", 116 {{vc, r10, r14, r15, LSL, r1}, 117 "vc, r10, r14, r15, LSL, r1", 134 {{cs, r15, r14, r15, LSL, r3}, 135 "cs, r15, r14, r15, LSL, r3", 137 {{vc, r15, r9, r7, LSL, r4}, 138 "vc, r15, r9, r7, LSL, r4", 152 {{lt, r2, r11, r15, LSL, r0}, 153 "lt, r2, r11, r15, LSL, r [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-rs-t32.cc | 116 {{al, r5, r13, LSL, r14}, 119 "al r5 r13 LSL r14", 145 {{al, r4, r6, LSL, r6}, false, al, "al r4 r6 LSL r6", "al_r4_r6_LSL_r6"}, 146 {{al, r13, r0, LSL, r2}, false, al, "al r13 r0 LSL r2", "al_r13_r0_LSL_r2"}, 154 {{al, r1, r12, LSL, r5}, false, al, "al r1 r12 LSL r5", "al_r1_r12_LSL_r5"}, 162 {{al, r6, r10, LSL, r14}, 165 "al r6 r10 LSL r1 [all...] |
H A D | test-simulator-cond-rd-memop-rs-shift-amount-1to31-a32.cc | 258 {{{eq, r0, r1, plus, r8, LSL, 1, Offset}, 259 "eq r0 r1 plus r8 LSL 1 Offset", 263 {{ne, r0, r1, plus, r8, LSL, 1, Offset}, 264 "ne r0 r1 plus r8 LSL 1 Offset", 268 {{cs, r0, r1, plus, r8, LSL, 1, Offset}, 269 "cs r0 r1 plus r8 LSL 1 Offset", 273 {{cc, r0, r1, plus, r8, LSL, 1, Offset}, 274 "cc r0 r1 plus r8 LSL 1 Offset", 278 {{mi, r0, r1, plus, r8, LSL, 1, Offset}, 279 "mi r0 r1 plus r8 LSL [all...] |
H A D | test-assembler-cond-rd-operand-rn-shift-rs-narrow-out-it-block-t32.cc | 96 {{{al, r0, r0, LSL, r0}, false, al, "al r0 r0 LSL r0", "al_r0_r0_LSL_r0"}, 97 {{al, r0, r0, LSL, r1}, false, al, "al r0 r0 LSL r1", "al_r0_r0_LSL_r1"}, 98 {{al, r0, r0, LSL, r2}, false, al, "al r0 r0 LSL r2", "al_r0_r0_LSL_r2"}, 99 {{al, r0, r0, LSL, r3}, false, al, "al r0 r0 LSL r3", "al_r0_r0_LSL_r3"}, 100 {{al, r0, r0, LSL, r4}, false, al, "al r0 r0 LSL r [all...] |
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-a32.cc | 323 const TestLoopData kTests[] = {{{eq, r0, r0, LSL, 1}, 324 "eq r0 r0 LSL 1", 328 {{ne, r0, r0, LSL, 1}, 329 "ne r0 r0 LSL 1", 333 {{cs, r0, r0, LSL, 1}, 334 "cs r0 r0 LSL 1", 338 {{cc, r0, r0, LSL, 1}, 339 "cc r0 r0 LSL 1", 343 {{mi, r0, r0, LSL, 1}, 344 "mi r0 r0 LSL [all...] |
H A D | test-simulator-cond-rd-operand-rn-shift-amount-1to31-t32.cc | 323 const TestLoopData kTests[] = {{{eq, r0, r0, LSL, 1}, 324 "eq r0 r0 LSL 1", 328 {{ne, r0, r0, LSL, 1}, 329 "ne r0 r0 LSL 1", 333 {{cs, r0, r0, LSL, 1}, 334 "cs r0 r0 LSL 1", 338 {{cc, r0, r0, LSL, 1}, 339 "cc r0 r0 LSL 1", 343 {{mi, r0, r0, LSL, 1}, 344 "mi r0 r0 LSL [all...] |
H A D | test-assembler-cond-rd-rn-operand-rm-shift-rs-a32.cc | 116 const TestData kTests[] = {{{mi, r8, r10, r8, LSL, r0}, 119 "mi r8 r10 r8 LSL r0", 141 {{pl, r10, r12, r5, LSL, r5}, 144 "pl r10 r12 r5 LSL r5", 146 {{ls, r10, r2, r2, LSL, r9}, 149 "ls r10 r2 r2 LSL r9", 171 {{cc, r7, r1, r14, LSL, r0}, 174 "cc r7 r1 r14 LSL r0", 201 {{lt, r12, r4, r6, LSL, r5}, 204 "lt r12 r4 r6 LSL r [all...] |
H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 837 const TestLoopData kTests[] = {{{eq, r0, r0, r0, LSL, 1}, 838 "eq r0 r0 r0 LSL 1", 842 {{ne, r0, r0, r0, LSL, 1}, 843 "ne r0 r0 r0 LSL 1", 847 {{cs, r0, r0, r0, LSL, 1}, 848 "cs r0 r0 r0 LSL 1", 852 {{cc, r0, r0, r0, LSL, 1}, 853 "cc r0 r0 r0 LSL 1", 857 {{mi, r0, r0, r0, LSL, 1}, 858 "mi r0 r0 r0 LSL [all...] |
H A D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 837 const TestLoopData kTests[] = {{{eq, r0, r0, r0, LSL, 1}, 838 "eq r0 r0 r0 LSL 1", 842 {{ne, r0, r0, r0, LSL, 1}, 843 "ne r0 r0 r0 LSL 1", 847 {{cs, r0, r0, r0, LSL, 1}, 848 "cs r0 r0 r0 LSL 1", 852 {{cc, r0, r0, r0, LSL, 1}, 853 "cc r0 r0 r0 LSL 1", 857 {{mi, r0, r0, r0, LSL, 1}, 858 "mi r0 r0 r0 LSL [all...] |
H A D | test-simulator-cond-rd-operand-rn-shift-rs-a32.cc | 820 const TestLoopData kTests[] = {{{eq, r0, r0, LSL, r0}, 821 "eq r0 r0 LSL r0", 825 {{ne, r0, r0, LSL, r0}, 826 "ne r0 r0 LSL r0", 830 {{cs, r0, r0, LSL, r0}, 831 "cs r0 r0 LSL r0", 835 {{cc, r0, r0, LSL, r0}, 836 "cc r0 r0 LSL r0", 840 {{mi, r0, r0, LSL, r0}, 841 "mi r0 r0 LSL r [all...] |
H A D | test-simulator-cond-rd-operand-rn-shift-rs-t32.cc | 814 const TestLoopData kTests[] = {{{eq, r0, r0, LSL, r0}, 815 "eq r0 r0 LSL r0", 819 {{ne, r0, r0, LSL, r0}, 820 "ne r0 r0 LSL r0", 824 {{cs, r0, r0, LSL, r0}, 825 "cs r0 r0 LSL r0", 829 {{cc, r0, r0, LSL, r0}, 830 "cc r0 r0 LSL r0", 834 {{mi, r0, r0, LSL, r0}, 835 "mi r0 r0 LSL r [all...] |
H A D | test-disasm-a32.cc | 468 COMPARE_A32(Orn(r0, r1, Operand(r2, LSL, 1)), in TEST() 479 COMPARE_A32(Orn(r0, r1, Operand(r2, LSL, r3)), in TEST() 482 COMPARE_T32(Orn(r0, r1, Operand(r2, LSL, r3)), in TEST() 572 COMPARE_T32(Rsc(r0, r1, Operand(r2, LSL, 1)), in TEST() 592 COMPARE_T32(Rsc(r0, r1, Operand(r2, LSL, r3)), in TEST() 612 COMPARE_T32(Rsc(r0, r0, Operand(r0, LSL, r0)), in TEST() 624 COMPARE_T32(Adc(r0, r1, Operand(r2, LSL, r3)), in TEST() 1143 MUST_FAIL_TEST_BOTH(Ldrd(r0, r1, MemOperand(r2, r3, LSL, 4)), in TEST() 1390 MUST_FAIL_TEST_BOTH(Strd(r0, r1, MemOperand(r2, r3, LSL, 4)), in TEST() 1585 COMPARE_T32(Adc(r0, r1, Operand(r2, LSL, r in TEST() [all...] |
H A D | test-simulator-cond-rd-rn-operand-rm-shift-rs-a32.cc | 1832 const TestLoopData kTests[] = {{{eq, r0, r0, r0, LSL, r0}, 1833 "eq r0 r0 r0 LSL r0", 1837 {{ne, r0, r0, r0, LSL, r0}, 1838 "ne r0 r0 r0 LSL r0", 1842 {{cs, r0, r0, r0, LSL, r0}, 1843 "cs r0 r0 r0 LSL r0", 1847 {{cc, r0, r0, r0, LSL, r0}, 1848 "cc r0 r0 r0 LSL r0", 1852 {{mi, r0, r0, r0, LSL, r0}, 1853 "mi r0 r0 r0 LSL r [all...] |
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64ExpandImm.cpp | 83 AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) }); in tryToreplicateChunks() 98 AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) }); in tryToreplicateChunks() 229 AArch64_AM::getShifterImm(AArch64_AM::LSL, in trySequenceOfOnes() 238 AArch64_AM::getShifterImm(AArch64_AM::LSL, in trySequenceOfOnes() 270 unsigned Shift = 0; // LSL amount for high bits with MOVZ/MOVN in expandMOVImmSimple() 271 unsigned LastShift = 0; // LSL amount for last MOVK in expandMOVImmSimple() 281 AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) }); in expandMOVImmSimple() 299 AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) }); in expandMOVImmSimple() 372 AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) }); in expandMOVImm()
|
/third_party/vixl/src/aarch32/ |
H A D | operands-aarch32.h | 57 : imm_(immediate), rm_(NoReg), shift_(LSL), amount_(0), rs_(NoReg) {} in Operand() 59 : imm_(immediate), rm_(NoReg), shift_(LSL), amount_(0), rs_(NoReg) {} in Operand() 66 : imm_(0), rm_(rm), shift_(LSL), amount_(0), rs_(NoReg) { in Operand() 81 // <shift> is one of {LSL, LSR, ASR, ROR}, and 89 case LSL: in Operand() 109 // <shift> is one of {LSL, LSR, ASR, ROR}, and 642 shift_(LSL), in MemOperand() 659 shift_(LSL), in MemOperand() 669 shift_(LSL), in MemOperand() 686 shift_(LSL), in MemOperand() [all...] |
H A D | instructions-aarch32.cc | 47 case LSL: in IsValidAmount() 422 case LSL: in GetName() 585 case LSL: in ImmediateShiftOperand() 598 SetType(LSL); in ImmediateShiftOperand() 729 case LSL: in AmountEncodingValue()
|
/third_party/vixl/test/aarch64/ |
H A D | test-disasm-sve-aarch64.cc | 147 COMPARE(adr(z8.VnS(), SVEMemOperand(z16.VnS(), z16.VnS(), LSL, 1)), in TEST() 149 COMPARE(adr(z8.VnS(), SVEMemOperand(z16.VnS(), z16.VnS(), LSL, 2)), in TEST() 151 COMPARE(adr(z8.VnS(), SVEMemOperand(z16.VnS(), z16.VnS(), LSL, 3)), in TEST() 155 COMPARE(adr(z9.VnD(), SVEMemOperand(z1.VnD(), z16.VnD(), LSL, 1)), in TEST() 157 COMPARE(adr(z9.VnD(), SVEMemOperand(z1.VnD(), z16.VnD(), LSL, 2)), in TEST() 159 COMPARE(adr(z9.VnD(), SVEMemOperand(z1.VnD(), z16.VnD(), LSL, 3)), in TEST() 182 COMPARE_MACRO(CalculateSVEAddress(x4, SVEMemOperand(x2, xzr, LSL, 2)), in TEST() 208 COMPARE_MACRO(CalculateSVEAddress(x22, SVEMemOperand(x2, x3, LSL, 2)), in TEST() 210 COMPARE_MACRO(CalculateSVEAddress(x22, SVEMemOperand(sp, x3, LSL, 2)), in TEST() 3656 COMPARE(ld1d(z20.VnD(), p3.Zeroing(), SVEMemOperand(x3, z15.VnD(), LSL, in TEST() [all...] |