Home
last modified time | relevance | path

Searched refs:FPU_FPCCR_LSPENS_Pos (Results 1 - 5 of 5) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
H A Dcore_cm35p.h1669 #define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ macro
1670 #define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */
H A Dcore_cm33.h1669 #define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ macro
1670 #define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */
H A Dcore_starmc1.h1763 #define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ macro
1764 #define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */
H A Dcore_cm85.h3145 #define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ macro
3146 #define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */
H A Dcore_cm55.h3121 #define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ macro
3122 #define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */

Completed in 47 milliseconds