Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:post_divr_freq
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-5.10/drivers/clk/analogbits/
H
A
D
wrpll-cln28hpc.c
69
* @
post_divr_freq
: input clock rate after the R divider
72
* on the input clock frequency after the post-R-divider @
post_divr_freq
.
79
static int __wrpll_calc_filter_range(unsigned long
post_divr_freq
)
in __wrpll_calc_filter_range()
argument
81
if (
post_divr_freq
< MIN_POST_DIVR_FREQ ||
in __wrpll_calc_filter_range()
82
post_divr_freq
> MAX_POST_DIVR_FREQ) {
in __wrpll_calc_filter_range()
84
__func__,
post_divr_freq
);
in __wrpll_calc_filter_range()
88
switch (
post_divr_freq
) {
in __wrpll_calc_filter_range()
226
u32 best_f, f,
post_divr_freq
;
in wrpll_configure_for_rate()
local
277
post_divr_freq
= div_u64(parent_rate, r);
in wrpll_configure_for_rate()
278
vco_pre = fbdiv *
post_divr_freq
;
in wrpll_configure_for_rate()
[all...]
/kernel/linux/linux-6.6/drivers/clk/analogbits/
H
A
D
wrpll-cln28hpc.c
73
* @
post_divr_freq
: input clock rate after the R divider
76
* on the input clock frequency after the post-R-divider @
post_divr_freq
.
83
static int __wrpll_calc_filter_range(unsigned long
post_divr_freq
)
in __wrpll_calc_filter_range()
argument
85
if (
post_divr_freq
< MIN_POST_DIVR_FREQ ||
in __wrpll_calc_filter_range()
86
post_divr_freq
> MAX_POST_DIVR_FREQ) {
in __wrpll_calc_filter_range()
88
__func__,
post_divr_freq
);
in __wrpll_calc_filter_range()
92
switch (
post_divr_freq
) {
in __wrpll_calc_filter_range()
230
u32 best_f, f,
post_divr_freq
;
in wrpll_configure_for_rate()
local
281
post_divr_freq
= div_u64(parent_rate, r);
in wrpll_configure_for_rate()
282
vco_pre = fbdiv *
post_divr_freq
;
in wrpll_configure_for_rate()
[all...]
Completed in 1 milliseconds