dram_timings (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:dram_timings (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/memory/tegra/
H A D	tegra210-emc-cc-r21021.c	604 * However, we need it for accessing the dram_timings (which are not in tegra210_emc_r21021_set_clock() 612 u32 tFC_lpddr4 = 1000 * next->dram_timings[T_FC_LPDDR4]; in tegra210_emc_r21021_set_clock() 925 tRTM = fake->dram_timings[RL] + div_o3(3600, src_clk_period) + in tegra210_emc_r21021_set_clock() 1313 value = (1000 * fake->dram_timings[T_RP]) / src_clk_period; in tegra210_emc_r21021_set_clock() 1322 delay += (1000 * fake->dram_timings[T_RP]) / in tegra210_emc_r21021_set_clock() 1324 delay += 4000 * fake->dram_timings[T_RFC]; in tegra210_emc_r21021_set_clock() 1346 delay = ((1000 * fake->dram_timings[T_RP] / src_clk_period) + in tegra210_emc_r21021_set_clock() 1347 (1000 * fake->dram_timings[T_RFC] / src_clk_period)); in tegra210_emc_r21021_set_clock() 1415 div_o3(1000 * next->dram_timings[T_PDEX], in tegra210_emc_r21021_set_clock() 1422 emc_dbg(emc, INFO, "next->dram_timings[T_PDE in tegra210_emc_r21021_set_clock() [all...]
H A D	tegra210-emc.h	`843 u32 dram_timings[DRAM_TIMINGS_NUM]; member`
/kernel/linux/linux-6.6/drivers/memory/tegra/
H A D	tegra210-emc-cc-r21021.c	604 * However, we need it for accessing the dram_timings (which are not in tegra210_emc_r21021_set_clock() 612 u32 tFC_lpddr4 = 1000 * next->dram_timings[T_FC_LPDDR4]; in tegra210_emc_r21021_set_clock() 925 tRTM = fake->dram_timings[RL] + div_o3(3600, src_clk_period) + in tegra210_emc_r21021_set_clock() 1313 value = (1000 * fake->dram_timings[T_RP]) / src_clk_period; in tegra210_emc_r21021_set_clock() 1322 delay += (1000 * fake->dram_timings[T_RP]) / in tegra210_emc_r21021_set_clock() 1324 delay += 4000 * fake->dram_timings[T_RFC]; in tegra210_emc_r21021_set_clock() 1346 delay = ((1000 * fake->dram_timings[T_RP] / src_clk_period) + in tegra210_emc_r21021_set_clock() 1347 (1000 * fake->dram_timings[T_RFC] / src_clk_period)); in tegra210_emc_r21021_set_clock() 1415 div_o3(1000 * next->dram_timings[T_PDEX], in tegra210_emc_r21021_set_clock() 1422 emc_dbg(emc, INFO, "next->dram_timings[T_PDE in tegra210_emc_r21021_set_clock() [all...]
H A D	tegra210-emc.h	`843 u32 dram_timings[DRAM_TIMINGS_NUM]; member`

Completed in 9 milliseconds