Home
last modified time | relevance | path

Searched refs:dmar_readq (Results 1 - 15 of 15) sorted by relevance

/kernel/linux/linux-5.10/drivers/iommu/intel/
H A Ddebugfs.c141 value = dmar_readq(iommu->reg + iommu_regs_64[i].offset); in iommu_regset_show()
249 if (dmar_readq(iommu->reg + DMAR_RTADDR_REG) & DMA_RTADDR_SMT) { in ctx_tbl_walk()
423 dmar_readq(iommu->reg + DMAR_IQH_REG) >> shift, in invalidation_queue_show()
424 dmar_readq(iommu->reg + DMAR_IQT_REG) >> shift); in invalidation_queue_show()
H A Dsvm.c797 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in intel_svm_drain_prq()
798 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in intel_svm_drain_prq()
903 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
904 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
1058 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
1059 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
H A Ddmar.c895 cap = dmar_readq(addr + DMAR_CAP_REG); in dmar_validate_one_drhd()
896 ecap = dmar_readq(addr + DMAR_ECAP_REG); in dmar_validate_one_drhd()
982 iommu->cap = dmar_readq(iommu->reg + DMAR_CAP_REG); in map_iommu()
983 iommu->ecap = dmar_readq(iommu->reg + DMAR_ECAP_REG); in map_iommu()
991 iommu->vccap = dmar_readq(iommu->reg + DMAR_VCCAP_REG); in map_iommu()
1912 guest_addr = dmar_readq(iommu->reg + reg + in dmar_fault()
H A Dpasid.c38 IOMMU_WAIT_OP(iommu, DMAR_VCRSP_REG, dmar_readq, in vcmd_alloc_pasid()
69 IOMMU_WAIT_OP(iommu, DMAR_VCRSP_REG, dmar_readq, in vcmd_free_pasid()
H A Dirq_remapping.c447 irta = dmar_readq(iommu->reg + DMAR_IRTA_REG); in iommu_load_old_irte()
H A Diommu.c1427 dmar_readq, (!(val & DMA_CCMD_ICC)), val); in __iommu_flush_context()
1476 dmar_readq, (!(val & DMA_TLB_IVT)), val); in __iommu_flush_iotlb()
3173 rtaddr_reg = dmar_readq(iommu->reg + DMAR_RTADDR_REG); in copy_translation_tables()
/kernel/linux/linux-6.6/drivers/iommu/intel/
H A Dsvm.c510 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in intel_drain_pasid_prq()
511 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in intel_drain_pasid_prq()
666 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
667 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
733 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
734 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
H A Ddebugfs.c145 value = dmar_readq(iommu->reg + iommu_regs_64[i].offset); in iommu_regset_show()
253 if (dmar_readq(iommu->reg + DMAR_RTADDR_REG) & DMA_RTADDR_SMT) { in ctx_tbl_walk()
444 dmar_readq(iommu->reg + DMAR_IQH_REG) >> shift, in invalidation_queue_show()
445 dmar_readq(iommu->reg + DMAR_IQT_REG) >> shift); in invalidation_queue_show()
H A Dperfmon.c329 new_count = dmar_readq(iommu_event_base(iommu_pmu, hwc->idx)); in iommu_pmu_event_update()
362 count = dmar_readq(iommu_event_base(iommu_pmu, hwc->idx)); in iommu_pmu_start()
518 while ((status = dmar_readq(iommu_pmu->overflow))) { in iommu_pmu_counter_overflow()
595 perfcap = dmar_readq(iommu->reg + DMAR_PERFCAP_REG); in alloc_iommu_pmu()
638 pcap = dmar_readq(iommu->reg + DMAR_PERFEVNTCAP_REG + in alloc_iommu_pmu()
H A Ddmar.c901 cap = dmar_readq(addr + DMAR_CAP_REG); in dmar_validate_one_drhd()
902 ecap = dmar_readq(addr + DMAR_ECAP_REG); in dmar_validate_one_drhd()
987 iommu->cap = dmar_readq(iommu->reg + DMAR_CAP_REG); in map_iommu()
988 iommu->ecap = dmar_readq(iommu->reg + DMAR_ECAP_REG); in map_iommu()
1022 iommu->ecmdcap[i] = dmar_readq(iommu->reg + DMAR_ECCAP_REG + in map_iommu()
1242 u64 iqe_err = dmar_readq(iommu->reg + DMAR_IQER_REG); in qi_dump_fault()
2046 guest_addr = dmar_readq(iommu->reg + reg + in dmar_fault()
H A Dpasid.c38 IOMMU_WAIT_OP(iommu, DMAR_VCRSP_REG, dmar_readq, in vcmd_alloc_pasid()
69 IOMMU_WAIT_OP(iommu, DMAR_VCRSP_REG, dmar_readq, in vcmd_free_pasid()
H A Diommu.h149 #define dmar_readq(a) readq(a) macro
H A Diommu.c1289 dmar_readq, (!(val & DMA_CCMD_ICC)), val); in __iommu_flush_context()
1332 dmar_readq, (!(val & DMA_TLB_IVT)), val); in __iommu_flush_iotlb()
2682 rtaddr_reg = dmar_readq(iommu->reg + DMAR_RTADDR_REG); in copy_translation_tables()
5085 res = dmar_readq(iommu->reg + DMAR_ECRSP_REG); in ecmd_submit_sync()
5101 IOMMU_WAIT_OP(iommu, DMAR_ECRSP_REG, dmar_readq, in ecmd_submit_sync()
H A Dirq_remapping.c430 irta = dmar_readq(iommu->reg + DMAR_IRTA_REG); in iommu_load_old_irte()
/kernel/linux/linux-5.10/include/linux/
H A Dintel-iommu.h131 #define dmar_readq(a) readq(a) macro

Completed in 35 milliseconds