Home
last modified time | relevance | path

Searched refs:cpg (Results 1 - 25 of 173) sorted by relevance

1234567

/kernel/linux/linux-5.10/drivers/clk/renesas/
H A Dclk-sh73a0.c75 sh73a0_cpg_register_clock(struct device_node *np, struct sh73a0_cpg *cpg, in sh73a0_cpg_register_clock() argument
86 u32 parent_idx = (readl(cpg->reg + CPG_CKSCR) >> 28) & 3; in sh73a0_cpg_register_clock()
91 void __iomem *enable_reg = cpg->reg; in sh73a0_cpg_register_clock()
111 if (readl(cpg->reg + CPG_PLLECR) & BIT(enable_bit)) { in sh73a0_cpg_register_clock()
120 void __iomem *dsi_reg = cpg->reg + in sh73a0_cpg_register_clock()
157 cpg->reg + reg, shift, width, 0, in sh73a0_cpg_register_clock()
158 table, &cpg->lock); in sh73a0_cpg_register_clock()
164 struct sh73a0_cpg *cpg; in sh73a0_cpg_clocks_init() local
175 cpg = kzalloc(sizeof(*cpg), GFP_KERNE in sh73a0_cpg_clocks_init()
[all...]
H A Dclk-r8a73a4.c61 r8a73a4_cpg_register_clock(struct device_node *np, struct r8a73a4_cpg *cpg, in r8a73a4_cpg_register_clock() argument
72 u32 ckscr = readl(cpg->reg + CPG_CKSCR); in r8a73a4_cpg_register_clock()
96 u32 value = readl(cpg->reg + CPG_PLL0CR); in r8a73a4_cpg_register_clock()
103 u32 value = readl(cpg->reg + CPG_PLL1CR); in r8a73a4_cpg_register_clock()
126 value = readl(cpg->reg + cr); in r8a73a4_cpg_register_clock()
162 mult = 0x20 - ((readl(cpg->reg + CPG_FRQCRC) >> shift) & 0x1f); in r8a73a4_cpg_register_clock()
184 cpg->reg + reg, shift, 4, 0, in r8a73a4_cpg_register_clock()
185 table, &cpg->lock); in r8a73a4_cpg_register_clock()
191 struct r8a73a4_cpg *cpg; in r8a73a4_cpg_clocks_init() local
202 cpg in r8a73a4_cpg_clocks_init()
[all...]
H A Dclk-r8a7740.c63 r8a7740_cpg_register_clock(struct device_node *np, struct r8a7740_cpg *cpg, in r8a7740_cpg_register_clock() argument
99 u32 value = readl(cpg->reg + CPG_FRQCRC); in r8a7740_cpg_register_clock()
103 u32 value = readl(cpg->reg + CPG_FRQCRA); in r8a7740_cpg_register_clock()
108 u32 value = readl(cpg->reg + CPG_PLLC2CR); in r8a7740_cpg_register_clock()
112 u32 value = readl(cpg->reg + CPG_USBCKCR); in r8a7740_cpg_register_clock()
140 cpg->reg + reg, shift, 4, 0, in r8a7740_cpg_register_clock()
141 table, &cpg->lock); in r8a7740_cpg_register_clock()
147 struct r8a7740_cpg *cpg; in r8a7740_cpg_clocks_init() local
161 cpg = kzalloc(sizeof(*cpg), GFP_KERNE in r8a7740_cpg_clocks_init()
[all...]
H A Dclk-rz.c52 rz_cpg_register_clock(struct device_node *np, struct rz_cpg *cpg, const char *name) in rz_cpg_register_clock() argument
68 if (!cpg->reg) in rz_cpg_register_clock()
76 val = (readl(cpg->reg + CPG_FRQCR) >> 8) & 3; in rz_cpg_register_clock()
78 val = readl(cpg->reg + CPG_FRQCR2) & 3; in rz_cpg_register_clock()
88 struct rz_cpg *cpg; in rz_cpg_clocks_init() local
97 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in rz_cpg_clocks_init()
99 BUG_ON(!cpg || !clks); in rz_cpg_clocks_init()
101 cpg->data.clks = clks; in rz_cpg_clocks_init()
102 cpg in rz_cpg_clocks_init()
[all...]
H A Dclk-r8a7778.c50 r8a7778_cpg_register_clock(struct device_node *np, struct r8a7778_cpg *cpg, in r8a7778_cpg_register_clock() argument
80 struct r8a7778_cpg *cpg; in r8a7778_cpg_clocks_init() local
103 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in r8a7778_cpg_clocks_init()
105 if (cpg == NULL || clks == NULL) { in r8a7778_cpg_clocks_init()
112 spin_lock_init(&cpg->lock); in r8a7778_cpg_clocks_init()
114 cpg->data.clks = clks; in r8a7778_cpg_clocks_init()
115 cpg->data.clk_num = num_clks; in r8a7778_cpg_clocks_init()
117 cpg->reg = of_iomap(np, 0); in r8a7778_cpg_clocks_init()
118 if (WARN_ON(cpg in r8a7778_cpg_clocks_init()
[all...]
H A Dclk-r8a7779.c90 r8a7779_cpg_register_clock(struct device_node *np, struct r8a7779_cpg *cpg, in r8a7779_cpg_register_clock() argument
122 struct r8a7779_cpg *cpg; in r8a7779_cpg_clocks_init() local
137 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in r8a7779_cpg_clocks_init()
139 if (cpg == NULL || clks == NULL) { in r8a7779_cpg_clocks_init()
146 spin_lock_init(&cpg->lock); in r8a7779_cpg_clocks_init()
148 cpg->data.clks = clks; in r8a7779_cpg_clocks_init()
149 cpg->data.clk_num = num_clks; in r8a7779_cpg_clocks_init()
161 clk = r8a7779_cpg_register_clock(np, cpg, config, in r8a7779_cpg_clocks_init()
167 cpg in r8a7779_cpg_clocks_init()
[all...]
/kernel/linux/linux-6.6/drivers/clk/renesas/
H A Dclk-sh73a0.c74 sh73a0_cpg_register_clock(struct device_node *np, struct sh73a0_cpg *cpg, in sh73a0_cpg_register_clock() argument
157 table, &cpg->lock); in sh73a0_cpg_register_clock()
163 struct sh73a0_cpg *cpg; in sh73a0_cpg_clocks_init() local
175 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in sh73a0_cpg_clocks_init()
177 if (cpg == NULL || clks == NULL) { in sh73a0_cpg_clocks_init()
184 spin_lock_init(&cpg->lock); in sh73a0_cpg_clocks_init()
186 cpg->data.clks = clks; in sh73a0_cpg_clocks_init()
187 cpg->data.clk_num = num_clks; in sh73a0_cpg_clocks_init()
205 clk = sh73a0_cpg_register_clock(np, cpg, bas in sh73a0_cpg_clocks_init()
[all...]
H A Dclk-r8a7740.c62 r8a7740_cpg_register_clock(struct device_node *np, struct r8a7740_cpg *cpg, in r8a7740_cpg_register_clock() argument
140 table, &cpg->lock); in r8a7740_cpg_register_clock()
146 struct r8a7740_cpg *cpg; in r8a7740_cpg_clocks_init() local
161 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in r8a7740_cpg_clocks_init()
163 if (cpg == NULL || clks == NULL) { in r8a7740_cpg_clocks_init()
170 spin_lock_init(&cpg->lock); in r8a7740_cpg_clocks_init()
172 cpg->data.clks = clks; in r8a7740_cpg_clocks_init()
173 cpg->data.clk_num = num_clks; in r8a7740_cpg_clocks_init()
186 clk = r8a7740_cpg_register_clock(np, cpg, bas in r8a7740_cpg_clocks_init()
[all...]
H A Dclk-r8a73a4.c60 r8a73a4_cpg_register_clock(struct device_node *np, struct r8a73a4_cpg *cpg, in r8a73a4_cpg_register_clock() argument
184 table, &cpg->lock); in r8a73a4_cpg_register_clock()
190 struct r8a73a4_cpg *cpg; in r8a73a4_cpg_clocks_init() local
202 cpg = kzalloc(sizeof(*cpg), GFP_KERNEL); in r8a73a4_cpg_clocks_init()
204 if (cpg == NULL || clks == NULL) { in r8a73a4_cpg_clocks_init()
211 spin_lock_init(&cpg->lock); in r8a73a4_cpg_clocks_init()
213 cpg->data.clks = clks; in r8a73a4_cpg_clocks_init()
214 cpg->data.clk_num = num_clks; in r8a73a4_cpg_clocks_init()
227 clk = r8a73a4_cpg_register_clock(np, cpg, bas in r8a73a4_cpg_clocks_init()
[all...]
/kernel/linux/linux-5.10/arch/arm/mach-shmobile/
H A Dsetup-rcar-gen2.c27 { .compatible = "renesas,r8a7742-cpg-mssr", .data = "extal" },
28 { .compatible = "renesas,r8a7743-cpg-mssr", .data = "extal" },
29 { .compatible = "renesas,r8a7744-cpg-mssr", .data = "extal" },
30 { .compatible = "renesas,r8a7790-cpg-mssr", .data = "extal" },
31 { .compatible = "renesas,r8a7791-cpg-mssr", .data = "extal" },
32 { .compatible = "renesas,r8a7793-cpg-mssr", .data = "extal" },
39 struct device_node *cpg, *extal; in get_extal_freq() local
43 cpg = of_find_matching_node_and_match(NULL, cpg_matches, &match); in get_extal_freq()
44 if (!cpg) in get_extal_freq()
48 idx = of_property_match_string(cpg, "cloc in get_extal_freq()
[all...]
/kernel/linux/linux-6.6/arch/arm/mach-shmobile/
H A Dsetup-rcar-gen2.c26 { .compatible = "renesas,r8a7742-cpg-mssr", .data = "extal" },
27 { .compatible = "renesas,r8a7743-cpg-mssr", .data = "extal" },
28 { .compatible = "renesas,r8a7744-cpg-mssr", .data = "extal" },
29 { .compatible = "renesas,r8a7790-cpg-mssr", .data = "extal" },
30 { .compatible = "renesas,r8a7791-cpg-mssr", .data = "extal" },
31 { .compatible = "renesas,r8a7793-cpg-mssr", .data = "extal" },
38 struct device_node *cpg, *extal; in get_extal_freq() local
42 cpg = of_find_matching_node_and_match(NULL, cpg_matches, &match); in get_extal_freq()
43 if (!cpg) in get_extal_freq()
47 idx = of_property_match_string(cpg, "cloc in get_extal_freq()
[all...]
/kernel/linux/linux-5.10/drivers/sh/clk/
H A DMakefile4 obj-$(CONFIG_SH_CLK_CPG) += cpg.o
/kernel/linux/linux-6.6/drivers/sh/clk/
H A DMakefile4 obj-$(CONFIG_SH_CLK_CPG) += cpg.o
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dr7s9210-cpg-mssr.h10 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a77470-cpg-mssr.h8 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7742-cpg-mssr.h8 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7745-cpg-mssr.h8 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7743-cpg-mssr.h8 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7744-cpg-mssr.h8 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a77970-cpg-mssr.h9 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7791-cpg-mssr.h9 #include <dt-bindings/clock/renesas-cpg-mssr.h>
H A Dr8a7793-cpg-mssr.h9 #include <dt-bindings/clock/renesas-cpg-mssr.h>
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dr7s9210-cpg-mssr.h10 #include <dt-bindings/clock/renesas-cpg-mssr.h>
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dr7s9210-cpg-mssr.h10 #include <dt-bindings/clock/renesas-cpg-mssr.h>
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dr7s9210-cpg-mssr.h10 #include <dt-bindings/clock/renesas-cpg-mssr.h>

Completed in 6 milliseconds

1234567