Home
last modified time | relevance | path

Searched refs:PORT_HOTPLUG_STAT (Results 1 - 18 of 18) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/gma500/
H A Dcdv_intel_crt.c171 if ((REG_READ(PORT_HOTPLUG_STAT) & CRT_HOTPLUG_MONITOR_MASK) != in cdv_intel_crt_detect_hotplug()
176 REG_WRITE(PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); in cdv_intel_crt_detect_hotplug()
H A Dcdv_device.c438 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in cdv_hotplug_event()
451 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in cdv_hotplug_enable()
H A Dpsb_irq.c296 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in psb_irq_handler()
H A Dpsb_intel_reg.h391 #define PORT_HOTPLUG_STAT 0x61114 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/gma500/
H A Dcdv_intel_crt.c173 if ((REG_READ(PORT_HOTPLUG_STAT) & CRT_HOTPLUG_MONITOR_MASK) != in cdv_intel_crt_detect_hotplug()
178 REG_WRITE(PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); in cdv_intel_crt_detect_hotplug()
H A Dcdv_device.c419 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in cdv_hotplug_event()
432 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in cdv_hotplug_enable()
H A Dpsb_irq.c236 REG_WRITE(PORT_HOTPLUG_STAT, REG_READ(PORT_HOTPLUG_STAT)); in gma_irq_handler()
H A Dpsb_intel_reg.h391 #define PORT_HOTPLUG_STAT 0x61114 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/
H A Di915_irq.c1471 * bits in PORT_HOTPLUG_STAT. Otherwise the ISR port in i9xx_hpd_irq_ack()
1479 u32 tmp = I915_READ(PORT_HOTPLUG_STAT) & hotplug_status_mask; in i9xx_hpd_irq_ack()
1485 I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status); in i9xx_hpd_irq_ack()
1489 "PORT_HOTPLUG_STAT did not clear (0x%08x)\n", in i9xx_hpd_irq_ack()
1490 I915_READ(PORT_HOTPLUG_STAT)); in i9xx_hpd_irq_ack()
1583 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. in valleyview_irq_handler()
1665 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. in cherryview_irq_handler()
2754 intel_uncore_write(uncore, PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); in vlv_display_irq_reset()
3702 I915_WRITE(PORT_HOTPLUG_STAT, I915_REA in i915_irq_reset()
[all...]
H A Di915_reg.h4714 #define PORT_HOTPLUG_STAT _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114) macro
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_hotplug_irq.c429 * bits in PORT_HOTPLUG_STAT. Otherwise the ISR port in i9xx_hpd_irq_ack()
437 u32 tmp = intel_uncore_read(&dev_priv->uncore, PORT_HOTPLUG_STAT) & hotplug_status_mask; in i9xx_hpd_irq_ack()
443 intel_uncore_write(&dev_priv->uncore, PORT_HOTPLUG_STAT, hotplug_status); in i9xx_hpd_irq_ack()
447 "PORT_HOTPLUG_STAT did not clear (0x%08x)\n", in i9xx_hpd_irq_ack()
448 intel_uncore_read(&dev_priv->uncore, PORT_HOTPLUG_STAT)); in i9xx_hpd_irq_ack()
H A Dintel_crt.c607 stat = intel_de_read(dev_priv, PORT_HOTPLUG_STAT); in intel_crt_detect_hotplug()
612 intel_de_write(dev_priv, PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); in intel_crt_detect_hotplug()
H A Dg4x_dp.c1203 return intel_de_read(dev_priv, PORT_HOTPLUG_STAT) & bit; in g4x_digital_port_connected()
H A Dintel_display_irq.c1377 intel_uncore_rmw(uncore, PORT_HOTPLUG_STAT, 0, 0); in vlv_display_irq_reset()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
H A Dintel_crt.c588 stat = intel_de_read(dev_priv, PORT_HOTPLUG_STAT); in intel_crt_detect_hotplug()
593 intel_de_write(dev_priv, PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); in intel_crt_detect_hotplug()
H A Dintel_dp.c6123 return intel_de_read(dev_priv, PORT_HOTPLUG_STAT) & bit; in g4x_digital_port_connected()
6146 return intel_de_read(dev_priv, PORT_HOTPLUG_STAT) & bit; in gm45_digital_port_connected()
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/
H A Di915_irq.c311 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. in valleyview_irq_handler()
394 * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. in cherryview_irq_handler()
1041 intel_uncore_rmw(&dev_priv->uncore, PORT_HOTPLUG_STAT, 0, 0); in i915_irq_reset()
1150 intel_uncore_rmw(uncore, PORT_HOTPLUG_STAT, 0, 0); in i965_irq_reset()
H A Di915_reg.h2178 #define PORT_HOTPLUG_STAT _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114) macro

Completed in 96 milliseconds