| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| H A D | btcd.h | 162 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | btc_dpm.c | 1891 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_check_s0_mc_reg_index()
1957 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_set_mc_special_registers()
2040 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in btc_initialize_mc_reg_table()
|
| H A D | nid.h | 820 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | ni_dpm.c | 2753 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_set_mc_special_registers()
2806 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_check_s0_mc_reg_index()
2891 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ni_initialize_mc_reg_table()
|
| H A D | cikd.h | 713 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | cypress_dpm.c | 1016 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in cypress_set_mc_reg_address_table()
|
| H A D | sid.h | 588 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | ci_dpm.c | 4372 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_set_mc_special_registers()
4446 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_check_s0_mc_reg_index()
4633 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ci_initialize_mc_reg_table()
|
| H A D | si_dpm.c | 5389 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_set_mc_special_registers()
5444 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_check_s0_mc_reg_index()
5533 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
|
| H A D | evergreend.h | 338 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
| H A D | btcd.h | 162 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | btc_dpm.c | 1889 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_check_s0_mc_reg_index()
1955 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_set_mc_special_registers()
2038 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in btc_initialize_mc_reg_table()
|
| H A D | nid.h | 820 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | ni_dpm.c | 2754 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_set_mc_special_registers()
2807 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_check_s0_mc_reg_index()
2892 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ni_initialize_mc_reg_table()
|
| H A D | cypress_dpm.c | 1014 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in cypress_set_mc_reg_address_table()
|
| H A D | cikd.h | 713 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | sid.h | 588 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| H A D | si_dpm.c | 5387 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_set_mc_special_registers()
5442 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_check_s0_mc_reg_index()
5531 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
|
| H A D | ci_dpm.c | 4348 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_set_mc_special_registers()
4422 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_check_s0_mc_reg_index()
4609 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in ci_initialize_mc_reg_table()
|
| H A D | evergreend.h | 338 #define MC_SEQ_PMG_CMD_MRS1_LP 0x2b48 macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sid.h | 589 #define MC_SEQ_PMG_CMD_MRS1_LP 0xAD2 macro
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sid.h | 589 #define MC_SEQ_PMG_CMD_MRS1_LP 0xAD2 macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/ |
| H A D | si_dpm.c | 5843 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP; in si_set_mc_special_registers()
5895 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP; in si_check_s0_mc_reg_index()
5984 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| H A D | si_dpm.c | 5883 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP; in si_set_mc_special_registers()
5935 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP; in si_check_s0_mc_reg_index()
6024 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1)); in si_initialize_mc_reg_table()
|